

Arria V GX, GT, SX, and ST Device Datasheet

AV-51002-3.3

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria[®] V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices are offered in –C4 (fastest), –C5, and –C6 speed grades. Industrial grade devices are offered in the –I3 and –I5 speed grades.

•••

• For more information about the densities and packages of devices in the Arria V family, refer to the *Arria V Device Overview*.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Arria V devices.

Operating Conditions

Arria V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria V devices, you must consider the operating requirements described in this section.



www.altera.com

© 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Absolute Maximum Ratings

This section defines the maximum operating conditions for Arria V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.



Conditions outside the range listed in Table 1 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Core voltage power supply	-0.50	1.35	V
V _{CCP}	Periphery circuitry, PCIe [®] hard IP block, and transceiver physical coding sublayer (PCS) power supply	-0.50	1.35	V
V _{CCPGM}	Configuration pins power supply	-0.50	3.75	V
V _{CC_AUX}	Auxiliary supply	-0.50	3.75	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.50	3.75	V
V _{CCPD}	I/O pre-driver power supply	-0.50	3.75	V
V _{CCIO}	I/O power supply	-0.50	3.90	V
V _{CCD_FPLL}	Phase-locked loop (PLL) digital power supply	-0.50	1.80	V
V _{CCA_FPLL}	PLL analog power supply	-0.50	3.75	V
V _{CCA_GXB}	Transceiver high voltage power	-0.50	3.75	V
V_{CCH_GXB}	Transmitter output buffer power	-0.50	1.80	V
V _{CCR_GXB}	Receiver power	-0.50	1.35	V
V _{CCT_GXB}	Transmitter power	-0.50	1.35	V
V _{CCL_GXB}	Transceiver clock network power	-0.50	1.35	V
VI	DC input voltage	-0.50	3.80	V
$V_{CC_{HPS}}$	HPS core voltage and periphery circuitry power supply	-0.50	1.35	V
V _{CCPD_HPS}	HPS I/O pre-driver power supply	-0.50	3.75	V
V _{CCIO_HPS}	HPS I/O power supply	-0.50	3.90	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins power supply	-0.50	3.75	V
V _{CCPLL_HPS}	HPS PLL analog power supply	-0.50	3.75	V
I _{OUT}	DC output current per pin	-25	40	mA
TJ	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (No bias)	-65	150	°C

Table 1. Absolute Maximum Ratings for Arria V Devices—Preliminary

During transitions, input signals may overshoot to the voltage listed in Table 2 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 1.5 years.

Table 2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
		3.8	100	%
		3.85	68	%
		3.9	45	%
		3.95	28	%
		4	15	%
		4.05	13	%
		4.1	11	%
	AC input	4.15 9		%
Vi (AC)	AC input voltage	4.2	8	%
	Voltago	4.25	7	%
		4.3	5.4	%
		4.35	3.2	%
		4.4	1.9	%
		4.45	1.1	%
		4.5	0.6	%
		4.55	0.4	%
		4.6	0.2	%

Table 2. Maximum Allowed Overshoot During Transitions for Arria V Devices—Preliminary

Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Arria V devices.

Table 3 lists the steady-state voltage values expected from Arria V devices. Power supply ramps must all be strictly monotonic, without plateaus.

 Table 3. Recommended Operating Conditions for Arria V Devices—Preliminary (Part 1 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V	Core voltage power supply	-C4, -I5, -C5, -C6	1.07	1.1	1.13	V
V _{CC}	Core voltage power supply	-I3	1.12	1.15	1.18	V
M	Periphery circuitry, PCIe hard IP block, and	-C4, -I5, -C5, -C6	1.07	1.1	1.13	V
V _{CCP}	transceiver PCS power supply	-l3	1.12	1.15	1.18	V
	Configuration pins (3.3 V) power supply		3.135	3.3	3.465	V
V	Configuration pins (3.0 V) power supply		2.85	3.0	3.15	V
V _{CCPGM}	Configuration pins (2.5 V) power supply		2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	_	1.71	1.8	1.89	V
V _{CC_AUX}	Auxiliary supply	_	2.375	2.5	2.625	V
V _{CCBAT} (1)	Battery back-up power supply (For design security volatile key register)	_	1.2	1.5	3.0	V
	I/O pre-driver (3.3 V) power supply		3.135	3.3	3.465	V
V _{CCPD} <i>(2)</i>	I/O pre-driver (3.0 V) power supply	_	2.85	3.0	3.15	V
	I/O pre-driver (2.5 V) power supply		2.375	2.5	2.625	V
	I/O buffers (3.3 V) power supply	_	3.135	3.3	3.465	V
	I/O buffers (3.0 V) power supply		2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	_	2.375	2.5	2.625	V
M	I/O buffers (1.8 V) power supply		1.71	1.8	1.89	V
VCCIO	I/O buffers (1.5 V) power supply	_	1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply	_	1.283	1.35	1.418	V
V _{ccio}	I/O buffers (1.25 V) power supply	_	1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply		1.14	1.2	1.26	V
V _{CCD_FPLL}	PLL digital voltage regulator power supply	_	1.425	1.5	1.575	V
V _{CCA_FPLL}	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
VI	DC input voltage		-0.5	_	3.6	V
V ₀	Output voltage	—	0	—	V _{CCIO}	V
т	Operating junction temperature	Commercial	0	—	85	°C
TJ	Operating junction temperature	Industrial	-40	_	100	°C

Symbol	Description Power supply ramp time	Condition	Minimum	Typical	Maximum	Unit
t _{RAMP} (3)	Power supply ramp time	Standard POR	200 µs		100 ms	—
'RAMP '		Fast POR	200 µs		4 ms	

Table 3. Recommended Operating Conditions for Arria V Devices—Preliminary (Part 2 of 2)

Notes to Table 3:

If you do not use the design security feature in Arria V devices, connect V_{CCBAT} to a 1.5-V, 2.5-V or 3.0-V power supply. Arria V power-on reset (POR) circuitry monitors V_{CCBAT}. Arria V devices do not exit POR if V_{CCBAT} stays low.

(2) V_{CCPD} must be 2.5 V when V_{CCI0} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCI0} is 3.0 V. V_{CCPD} must be 3.3 V when V_{CCI0} is 3.3 V.

(3) This is also applicable to HPS power supply. For HPS power supply, refer to t_{RAMP} specifications for standard POR when HPS_PORSEL = 0 and t_{RAMP} specifications for fast POR when HPS_PORSEL = 1.

Table 4 lists recommended operating conditions for Arria V transceiver power supplies.

ianic 4. Ilalisectivel fuwel supply uperating conditions for Allia V un and ut devices <i>-freining</i>	Table 4.	Transceiver Power Supply	Operating Conditions for Arria V GX and GT Devices—	Preliminary
---	----------	--------------------------	---	-------------

Symbol	Description	Minimum	Typical	Maximum	Unit
V _{CCA_GXBL}	Transceiver high voltage power (left side)	2.375	2.500	2.625	V
V _{CCA_GXBR}	Transceiver high voltage power (right side)	2.070	2.500	2.025	v
V _{CCR_GXBL}	All GX speed grades—receiver power (left side)	1.08/1.12	1.1/1.15 ⁽¹⁾	1.14/1.18	V
V _{CCR_GXBR}	All GX speed grades—receiver power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V _{CCR_GXBL}	All GT speed grades—receiver power (left side)	1.17	1.20	1.23	V
V _{CCR_GXBR}	All GT speed grades—receiver power (right side)	1.17	1.20	1.20	v
V _{CCT_GXBL}	All GX speed grades—transmitter power (left side)	1.08/1.12	1.1/1.15 ⁽¹⁾	1.14/1.18	V
V _{CCT_GXBR}	All GX speed grades—transmitter power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V _{CCT_GXBL}	All GT speed grades—transmitter power (left side)	1.17	1.20	1.23	V
V _{CCT_GXBR}	All GT speed grades—transmitter power (right side)	1.17	1.20	1.20	v
V _{CCH_GXBL}	Transmitter output buffer power (left side)	1.425	1.500	1.575	V
V _{CCH_GXBR}	Transmitter output buffer power (right side)	1.425	1.500	1.575	v
V _{CCL_GXBL}	All GX speed grades—clock network power (left side)	1.08/1.12	1.1/1.15 ⁽¹⁾	1.14/1.18	V
V _{CCL_GXBR}	All GX speed grades—clock network power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V _{CCL_GXBL}	All GT speed grades—clock network power (left side)	1.17	1.20	1.23	V
V _{CCL_GXBR}	All GT speed grades—clock network power (right side)	1.17	1.20	1.20	v

Note to Table 4:

(1) For data rate <=3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R}, or V_{CCL_GXBL/R}, or V_{CCL_GXBL/R}, or V_{CCL_GXBL/R} to a 1.15-V power supply. For details, refer to the *Arria V GT and GX Device Family Pin Connection Guidelines*.

Table 5 lists the steady-state voltage and current values expected from Arria V system-on-a-chip (SoC) FPGA with ARM[®]-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus.

Table 5. HPS Power Supply Operating Conditions for Arria V SX and ST Devices (1)—Preliminary

Symbol	Description	Minimum	Typical	Maximum	Unit
V _{CC_HPS}	HPS Core voltage and periphery circuitry power supply	1.07	1.1	1.13	V
	HPS I/O pre-driver (3.3 V) power supply	3.135	3.3	3.465	V
V _{CCPD_HPS} (2)	HPS I/O pre-driver (3.0 V) power supply	2.85	3.0	3.15	V
	HPS I/O pre-driver (2.5 V) power supply	2.375	2.5	2.625	V
	HPS I/O buffers (3.3 V) power supply	3.135	3.3	3.465	V
	HPS I/O buffers (3.0 V) power supply	2.85	3.0	3.15	V
M	HPS I/O buffers (2.5 V) power supply	2.375	2.5	2.625	V
V _{CCIO_HPS}	HPS I/O buffers (1.8 V) power supply	1.71	1.8	1.89	V
	HPS I/O buffers (1.5 V) power supply	1.425	1.5	1.575	V
	HPS I/O buffers (1.2 V) power supply	1.14	1.2	1.26	V
	HPS reset and clock input pins (3.3 V) power supply	3.135	3.3	3.465	V
M	HPS reset and clock input pins (3.0 V) power supply	2.85	3.0	3.15	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins (2.5 V) power supply	2.375	2.5	2.625	V
	HPS reset and clock input pins (1.8 V) power supply	1.71	1.8	1.1 1.13 3.3 3.465 3.0 3.15 2.5 2.625 3.3 3.465 3.0 3.15 2.5 2.625 3.3 3.465 3.0 3.15 2.5 2.625 1.8 1.89 1.5 1.575 1.2 1.26 3.3 3.465 3.0 3.15 2.5 2.625	V
V _{CCPLL_HPS}	HPS PLL analog voltage regulator power supply	2.375	2.5	2.625	V
$V_{CC_AUX_SHARED}$	HPS and FPGA shared auxiliary power supply	2.375	2.5	2.625	V

Notes to Table 5:

(1) Refer to Table 3 for the steady-state voltage values expected from the FPGA portion of the Arria V system-on-a-chip (SoC) FPGAs.

(2) V_{CCPD_HPS} must be 2.5 V when V_{CCI0_HPS} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD_HPS} must be 3.0 V when V_{CCI0_HPS} is 3.0 V. V_{CCPD_HPS} must be 3.3 V when V_{CCI0_HPS} is 3.3 V.

DC Characteristics

This section lists the following specifications:

- Supply Current and Power Consumption
- I/O Pin Leakage Current
- Bus Hold Specifications
- OCT Specifications
- Pin Capacitance
- Hot Socketing

Supply Current and Power Consumption

Standby current is the current drawn from the respective power rails used for power budgeting.

Altera offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Quartus[®] II PowerPlay Power Analyzer feature.

Use the Excel-based Early Power Estimator (EPE) before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

I/O Pin Leakage Current

Table 6 lists the Arria V I/O pin leakage current specifications.

Table 6. I/O Pin Leakage Current for Arria V Devices—Preliminary

Symbol	Description	Conditions	Min	Тур	Max	Unit
I _I	Input pin	$V_I = 0 V \text{ to } V_{CCIOMAX}$	-30	_	30	μA
I _{oz}	Tri-stated I/O pin	$V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$	-30	—	30	μA

Bus Hold Specifications

Table 7 lists the Arria V device bus hold specifications. The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 7. Bus Hold Parameters for Arria V Devices— <i>Preliminary</i>
--

								V _{ccio}	(V)						
Parameter	Symbol	Conditions	1	.2	1.	.5	1	.8	2	.5	3	.0	3	.3	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I _{SUSL}	V _{IN} > V _{IL} (max.)	8	_	12	_	30	_	50	_	70	_	70	_	μA
Bus-hold, high, sustaining current	I _{SUSH}	V _{IN} < V _{IH} (min.)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μA
Bus-hold, low, overdrive current	I _{ODL}	OV < V _{IN} < V _{CCIO}	_	125	_	175	_	200	_	300	_	500	_	500	μA
Bus-hold, high, overdrive current	I _{ODH}	OV < V _{IN} < V _{CCIO}	_	-125	_	-175	_	-200	_	-300		-500	_	-500	μA
Bus-hold trip point	V _{trip}	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

OCT Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 8 lists the Arria V OCT termination calibration accuracy specifications. The OCT calibration accuracy is valid at the time of calibration only.

Table 8. (OCT Calibration	Accuracy S	pecifications	for Arria V Devices
------------	-----------------	------------	---------------	---------------------

Oriente al	Description	Oanditions (II)	Cali	ibration Accu	iracy	11
Symbol	Description	Conditions (V)	13, C4	15, C5	C6	Unit
25-Ω R _S	Internal series termination with calibration (25-Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
50-Ω R _S	Internal series termination with calibration (50-Ω setting)	V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
34- Ω and 40- Ω R _S	Internal series termination with calibration $(34-\Omega \text{ and } 40-\Omega \text{ setting})$	V _{CCI0} = 1.5, 1.35, 1.25, 1.2	±15	±15	±15	%
48-Ω, 60-Ω, and 80-Ω R _S	Internal series termination with calibration $(48-\Omega, 60-\Omega, and 80-\Omega setting)$	V _{CCI0} = 1.2	±15	±15	±15	%
50-Ω R _T	Internal parallel termination with calibration (50-Ω setting)	V _{CCIO} = 2.5, 1.8, 1.5, 1.2	-10 to +40	-10 to +40	-10 to +40	%
20-Ω, 30-Ω, 40-Ω,60-Ω, and 120-Ω R _T	Internal parallel termination with calibration (20-Ω, 30-Ω, 40-Ω, 60-Ω, and 120-Ω setting)	V _{CCI0} = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%
60- Ω and 120- Ω R _T	Internal parallel termination with calibration (60-Ω and 120-Ω setting)	V _{CCI0} = 1.2	-10 to +40	-10 to +40	-10 to +40	%
25- Ω R _{S_left_shift}	Internal left shift series termination with calibration $(25-\Omega R_{S_left_shift} \text{ setting})$	V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%

Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change. Table 9 lists the Arria V OCT without calibration resistance to PVT changes.

Cumhal	Description	Conditions (II)	Resis	11		
Symbol	Description	Conditions (V)	13, C4	15, C5	C6	Unit
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	$V_{CCIO} = 3.0$ and 2.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	$V_{CC10} = 1.8$ and 1.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCI0} = 1.2	±35	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	$V_{CC10} = 3.0$ and 2.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCI0} = 1.8 and 1.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCI0} = 1.2	±35	±50	±50	%
100-Ω R _D	Internal differential termination (100-Ω setting)	V _{CCI0} = 2.5	±25	±40	±40	%

Use Table 10 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration (1), (2), (3), (4), (5), (6)-Preliminary

$$R_{OCT} \,=\, R_{SCAL} \Big(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big) \label{eq:ROCT}$$

Notes to Equation 1:

- (1) The R_{OCT} value calculated from Equation 1 shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power up.
- (4) ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of R_{SCAL} with voltage.

Table 10 lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V_{CCIO} range of ±5% and a temperature range of 0° to 85°C.

Symbol	Description	V _{CCIO} (V)	Value	Unit
		3.0	0.100	
		2.5	0.100	
		1.8	0.100	
dR/dV	OCT variation with voltage without recalibration	1.5	0.100	%/mV
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	
		3.0	0.189	
		2.5	0.208	
		1.8	0.266	
dR/dT	OCT variation with temperature without recalibration	1.5	0.273	%/°C
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	

Table 10. OCT Variation after Power-Up Calibration for Arria V Devices

Pin Capacitance

Table 11 lists the Arria V pin capacitance.

Symbol	Description	Value	Unit
CIOTB	Input capacitance on top/bottom I/O pins	5.5	рF
C _{IOLR}	Input capacitance on left/right I/O pins	5.5	рF
C _{OUTFB}	Input capacitance on dual-purpose clock output/feedback pins	5.5	рF
CIOVREF	Input capacitance on v_{REF} pins	48	рF

Hot Socketing

Table 12 lists the hot socketing specifications for Arria V devices.

Table 12. Hot Socketing Specifications for Arria V Devices— <i>Preliminary</i>
--

Symbol	Description	Maximum
I _{IOPIN (DC)}	DC current per I/O pin	300 μA
I _{IOPIN (AC)}	AC current per I/O pin	8 mA (1)
I _{XCVR-TX (DC)}	DC current per transceiver transmitter (TX) pin	100 mA
I _{XCVR-RX (DC)}	DC current per transceiver receiver (RX) pin	50 mA

Note to Table 12:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{10PIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

Internal Weak Pull-Up Resistor

Table 13 lists the weak pull-up resistor values for Arria V devices.

All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. For more information about the pins that support internal weak pull-up and internal weak pull-down features, refer to the *Arria V GT and GX Device Family Pin Connection Guidelines*.

Table 13. Internal Weak Pull-Up Resistor Values for Arria V Devices—Preliminary

Symbol	Description	Conditions (V) ⁽¹⁾	Value ⁽²⁾	Unit
R _{PU}		$V_{CCIO} = 3.3 \pm 5\%$	25	kΩ
		$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
		$V_{CCIO} = 2.5 \pm 5\%$	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the	$V_{CCIO} = 1.8 \pm 5\%$	25	kΩ
	programmable pull-up resistor option.	$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.35 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.25 \pm 5\%$	25	kΩ
		V _{CCI0} = 1.2 ±5%	25	kΩ

Notes to Table 13:

(1) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

(2) Valid with $\pm 10\%$ tolerances to cover changes over PVT.

I/O Standard Specifications

Table 14 through Table 19 list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Arria V devices.

For an explanation of terms used in Table 14 through Table 19, refer to "Glossary" on page 1–60.

V_{OH} (V) V_{CCIO} (V) V_{IL} (V) V_{IH} (V) V_{OL} (V) I_{OL} (1) I_{OH} (1) I/O Standard (mA) (mA) Min Max Min Max Min Max Min Typ Max **3.3-V LVTTL** 3.135 3.3 3.465 -0.30.8 1.7 3.6 0.45 2.4 4 -4 3.3-V 3.135 3.3 3.465 -0.3 0.8 1.7 3.6 0.2 $V_{CCI0} - 0.2$ 2 -2 LVCMOS **3.0-V LVTTL** 2.85 -0.3 0.8 1.7 0.4 2.4 2 -2 3 3.15 3.6 3.0-V 2.85 3 3.15 -0.3 0.8 1.7 3.6 0.2 $V_{CCI0} - 0.2$ 0.1 -0.1 LVCMOS 3.0-V PCI 2.85 3 3.15 $0.9 \times V_{CCIO}$ 1.5 -0.5 $0.3 \times V_{CCIO}$ $0.5 \times V_{CCIO}$ $V_{CCI0} + 0.3$ $0.1 \times V_{CCIO}$ 3.0-V PCI-X 0.9 x V_{CCI0} 2.85 3 3.15 ____ 0.35 x V_{CCIO} $0.5 \times V_{CCIO}$ $V_{CCI0} + 0.3$ $0.1 \times V_{CCIO}$ 1.5 -0.5 2.5 V 2.375 2.5 2.625 -0.30.7 1.7 3.6 0.4 2 1 -1 0.65 x 1.8 V 2 1.71 1.8 1.89 -0.3 $0.35 \times V_{CCIO}$ $V_{CCI0} + 0.3$ 0.45 $V_{CCI0} - 0.45$ -2 V_{CCIO} 0.65 x $0.35 \times V_{CCIO}$ $0.25 \times V_{\text{CCIO}}$ 1.5 V 1.425 1.5 1.575 -0.3 0.75 x V_{CCI0} 2 -2 $V_{CCI0} + 0.3$ V_{CCIO}

Table 14. Single-Ended I/O Standards for Arria V Devices—*Preliminary* (Part 1 of 2)

I/O Standard		V _{ccio} (V)		V _{IL} (V)		V _{IH} (V)		V _{OL} (V)	V _{OH} (V)	l _{ol} (1)	I _{OH} (1)
i/u Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
1.2 V	1.14	1.2	1.26	-0.3	0.35 x V _{CCIO}	0.65 x V _{CCIO}	V _{CCI0} + 0.3	$0.25 \times V_{CCIO}$	0.75 x V _{CCIO}	2	-2

Table 14. Single-Ended I/O Standards for Arria V Devices—Preliminary (Part 2 of 2)

Note to Table 14:

(1) To meet the I_{0L} and I_{0H} specifications, you must set the current strength settings accordingly. For example, to meet the **3.3-V LVTTL** specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I_{0L} and I_{0H} specifications in the handbook.

1/0 Standard	V _{CCI0} (V)			V _{REF} (V)			V _{TT} (V)			
I/O Standard	Min Typ Max		Min Typ Max		Max	Min	Тур	Max		
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCIO}	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCIO}	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCIO}	
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCIO}	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCIO}	
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCIO}	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCIO}	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	V _{CC10} /2	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CC10} /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.53 x V _{CCIO}	—	V _{CC10} /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCI0}				

Table 15.	Sinale-Ended SSTL	. HSTL. and HSU	L I/O Reference	Voltage Specification	ons for Arria V Devices	<i>—Preliminarv</i>
	•	,, ana		Tontago opoonioane		

Table 16. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V Devices—*Preliminary* (Part 1 of 2)

I/O Standard	V _{IL(DC)} (V)		V _{IH(DC)} (V)		V _{IL(AC)} (V) V _{IH(AC)} (V)		V _{ol} (V)	V _{OH} (V)	l _{ol} ⁽¹⁾	l _{oh} ⁽¹⁾
i/U Stanuaru	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-2 Class I	-0.3	V _{REF} -0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} - 0.608	V _{TT} + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V _{REF} -0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} – 0.81	V _{TT} + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V _{REF} -0.125	V _{REF} + 0.125	V _{CCI0} + 0.3	V _{REF} – 0.25	V _{REF} + 0.25	V _{TT} – 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} -0.125	V _{REF} + 0.125	V _{CCI0} + 0.3	V _{REF} – 0.25	V _{REF} + 0.25	0.28	V _{CCI0} -0.28	13.4	-13.4
SSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	V _{REF} + 0.175	0.2 x V _{CCIO}	0.8 x V _{CCIO}	8	-8

I/O Standard	V _{IL(DC}	;) (V)	V _{IH(D}	_{C)} (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{ol} (V)	V _{OH} (V)	l _{ol} (1)	l _{oh} (1)
i/U Stalluaru	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	V _{REF} + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135	_	V _{REF} – 0.09	V _{REF} + 0.09	_	V _{REF} – 0.16	V _{REF} + 0.16	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	_	_
SSTL-125	_	V _{REF} – 0.85	V _{REF} + 0.85	_	V _{REF} – 0.15	V _{REF} + 0.15	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$		
HSTL-18 Class I	_	V _{REF} -0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCI0} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCI0} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCI0} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCI0} –0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCI0} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$0.25 \times V_{CCIO}$	$0.75 ext{ x V}_{\text{CCIO}}$	8	-8
HSTL-12 Class II	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$0.25 \times V_{CCIO}$	0.75 x V _{CCIO}	16	-16
HSUL-12		V _{REF} – 0.13	V _{REF} + 0.13	_	V _{REF} – 0.22	V _{REF} + 0.22	0.1 x V _{CCIO}	0.9 x V _{CCIO}		—

Table 16. Single-Ended SSTL, HSTL	, and HSUL I/O Standards Signal Specifications for Arria V Devices—Preliminary
(Part 2 of 2)	

Note to Table 16:

(1) To meet the I_{0L} and I_{0H} specifications, you must set the current strength settings accordingly. For example, to meet the **SSTL15CI** specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{0L} and I_{0H} specifications in the handbook.

						-			1	
I/O Standard	V _{ccio} (V)			V _{SWING(DC)} (V)			V _{X(AC)} (V)	V _{SWING(AC)} (V)		
i/o Stanuaru	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V _{CCI0} + 0.6	V _{CCIO} /2- 0.2	_	V _{CCIO} /2 + 0.2	0.62	V _{CCI0} + 0.6
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V _{CCIO} + 0.6	V _{CCIO} /2- 0.175	_	V _{CCIO} /2 + 0.175	0.5	V _{CCI0} + 0.6
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(1)	V _{CCIO} /2- 0.15	_	V _{CCI0} /2 + 0.15	$\begin{array}{c} 2(V_{IH(AC)} - \\ V_{REF}) \end{array}$	$2(V_{IL(AC)} - V_{REF})$
SSTL-135	1.283	1.35	1.45	0.18	(1)	V _{CCIO} /2- 0.15	V _{CCI0} /2	V _{CCI0} /2 + 0.15	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$
SSTL-125	1.19	1.25	1.31	0.18	(1)	V _{CCIO} /2- 0.15	V _{CCI0} /2	V _{CCI0} /2 + 0.15	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$

Note to Table 17:

 The maximum value for V_{SWING(DC)} is not defined. However, each single-ended signal needs to be within the respective single-ended limits (V_{IH(DC)}) and V_{IL(DC)}).

I/O		V _{ccio} (V)		V _{DIF(I}	_{DC)} (V)	١	/ _{X(AC)} (V)			V _{CM(DC)} (V)	V _{DIF(}	_{AC)} (V)
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2		0.78	_	1.12	0.78	_	1.12	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2		0.68	_	0.9	0.68	_	0.9	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCI0} + 0.3	_	0.5 x V _{CCIO}		0.4 x V ccio	0.5 x V ccio	0.6 x V _{CCIO}	0.3	V _{CCI0} + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 x V _{CCIO} - 0.12	0.5 x V _{CCIO}	0.5 x V _{CCI0} +0.12	0.4 x V ccio	0.5 x V ccio	0.6 x V _{CCIO}	0.44	0.44

Table 18. Differential HSTL and HSUL I/O Standards for Arria V Devices—Preliminary

Table 19.	Differential I/O	Standard Sp	ecifications f	or Arria V D	evices— <i>Preliminary</i>	
-----------	-------------------------	--------------------	----------------	--------------	----------------------------	--

I/O Standard	V	_{ccio} (V	/)		V _{ID} (mV) ⁽¹⁾			V _{ICM(DC)} (V)		Vo	D (V) (2)	Va	_{см} (V)	(2)
i/U Stailuaru	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	Tr	ansmi						ns of high-speed I/O pin specifica							or
2.5 V LVDS	2.375	2.5	2.625	100	V _{CM} =	_	0.05	D _{MAX} ≤ 700 Mbps	1.80	0.247		0.6	1.125	1.25	1.375
(3)	2.070	2.0	2.025	100	1.25 V	_	1.05	D _{MAX} >700 Mbps	1.55	0.247		0.0	1.120	1.20	1.075
RSDS (HIO) (4)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.25		1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) ⁽⁵⁾	2.375	2.5	2.625	200	_	600	0.300	_	1.425	0.25		0.6	1	1.2	1.4
LVPECL (6)	2.375	2.5	2.625	300			0.60	$D_{MAX} \le 700 \text{ Mbps}$	1.80						
	2.070	2.0	2.023	500			1.00	D _{MAX} >700 Mbps	1.60						

Notes to Table 19:

(1) The minimum V_{ID} value is applicable over the entire common mode range, $V_{\text{CM}}.$

(2) R_L range: $90 \le R_L \le 110 \ \Omega$.

(3) For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0V to 1.6V for data rates above 700 Mbps and 0 V to 1.85 V for data rates below 700 Mbps.

(4) For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.

(5) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.

(6) For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.

Switching Characteristics

This section provides performance characteristics of Arria V core and periphery blocks for commercial grade devices.

Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 20 and Table 21 list the Arria V transceiver specifications.

 Table 20. Transceiver Specifications for Arria V GX and SX Devices—Preliminary (Part 1 of 3)

Symbol/	0 and the sea	Transc	eiver Speed	l Grade 4	Transc	11-1-1-1		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Reference Clock			•					
Supported I/O Standards	1.2 V PCML, 1.4 V	PCML, 1	.5 V PCML,	2.5 V PCN LVDS	/IL, Diffe	erential LVP	ECL ⁽²⁾ , HC	SL , and
Input frequency from REFCLK input pins	_	27	_	710	27	_	710	MHz
Rise time	20% to 80% of rising clock edge	_	_	250	_	_	250	ps
Fall time	80% to 20% of falling clock edge	_	_	250	_	_	250	ps
Duty cycle	_	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	_	200	_	300/ 2000 ⁽³⁾	200	—	300/ 2000 ⁽³⁾	mV
Spread-spectrum modulating clock frequency	PCI Express [®] (PCIe [®])	30	_	33	30	—	33	kHz
Spread-spectrum downspread	PCle	_	0 to 0.5%	_	_	0 to -0.5%	_	_
On-chip termination resistors			100	—	—	100	_	Ω
V _{ICM} (AC coupled)	_	_	1.1/1.15 <i>(4)</i>	_	_	1.1/1.15 <i>(4)</i>	_	V
V _{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250		550	250	_	550	mV
	10 Hz	_	—	-50	—	—	-50	dBc/Hz
	100 Hz	_	—	-80	—	—	-80	dBc/H
Transmitter REFCLK Phase Noise ⁽¹⁾	1 KHz		—	-110		—	-110	dBc/H
	10 KHz		—	-120		—	-120	dBc/H
	100 KHz			-120			-120	dBc/H
	≥1 MHz	_	—	-130		_	-130	dBc/H
R _{REF}	_	_	2000 ±1%		_	2000 ±1%	_	Ω

Symbol/	Conditions	Transc	eiver Speed	d Grade 4	Transo	Unit		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Transceiver Clocks					·			-
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125		MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	_	75		125	75		125	MHz
Receiver								
upported I/O Standards 1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS								
Data rate	_	611	_	6553.6	611	_	3125	Mbps
Absolute V _{MAX} for a receiver pin ⁽⁵⁾	_	-	_	1.2	_	_	1.2	V
Absolute V_{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_		V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	_	_	_	1.6	_	_	1.6	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration	_	_	_	2.2	_	_	2.2	V
Minimum differential eye opening at the receiver serial input pins (δ)	—	85	_	_	85	_		mV
V _{ICM} (AC coupled)	_	_	650/800 (7)	_	_	650/800 (7)		mV
V _{ICM} (DC coupled)	\leq 3.2 Gbps ⁽⁸⁾	670	700	730	670	700	730	mV
	85- Ω setting	—	85	_	_	85	_	Ω
Differential on-chip	100- Ω setting	—	100			100	—	Ω
termination resistors	120- Ω setting	_	120	—		120	—	Ω
	150- Ω setting	_	150	—	—	150	—	Ω
t _{LTR} (9)		—		10	—	—	10	μs
t _{LTD} (10)		_	—	4		—	4	μs
t _{LTD_manual} (11)			—	4		—	4	μs
t _{LTR_LTD_manual} <i>(12)</i>		15	—	—	15	—	—	μs
Programmable ppm detector (13)	3	±62.5, 100, ⁻	125, 200, 2	250, 300	, 500, and 1	000	ppm	
Run Length			—	200		—	200	UI
Programmable equalization (AC) and DC gain	_		Refe	er to Figure	e 1 and F	igure 2		dB

Table 20. Transceiver Specifications for Arria V GX and SX Devices—*Preliminary* (Part 2 of 3)

Symbol/	0 and it i and	Transc	Transceiver Speed Grade 4			Transceiver Speed Grade 6			
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit	
Transmitter							•		
Supported I/O standards			1	.5 V PCML					
Data rate	—	611	—	6553.6	611		3125	Mbps	
V _{OCM} (AC coupled)	—		650	—		650	—	mV	
V _{OCM} (DC coupled)	\leq 3.2 Gbps ⁽⁸⁾	670	700	730	670	700	730	mV	
	85- Ω setting		85	—		85	_	Ω	
Differential on-chip	100- Ω setting		100	—		100	_	Ω	
termination resistors	120- Ω setting	—	120	—	_	120	_	Ω	
	150- Ω setting	—	150	—		150	_	Ω	
Rise time ⁽¹⁴⁾	—	30		160	30		160	ps	
Fall time (14)	—	30	_	160	30	—	160	ps	
CMU PLL		•							
Supported data range	—	611		6553.6	611	_	3125	Mbps	
fPLL supported data range	—	611		3125	611		3125	Mbps	
Transceiver-FPGA Fabric Inte	rface	•							
Interface speed (single-width mode)	_	25	_	187.5	25	_	187.5	MHz	
Interface speed (double- width mode)	_	25	_	163.84	25	—	163.84	MHz	

Table 20. Transceiver Specifications for Arria V GX and SX Devices—Preliminary (Part 3 of 3)

Notes to Table 20:

(1) The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER) 10^{-12} .

(2) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

(3) The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

(4) For data rate <=3.2 Gbps, connect V_{CCR_GXBL/R} to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V_{CCR_GXBL/R} to a 1.15-V power supply. For details, refer to the *Arria V GT and GX Device Family Pin Connection Guidelines*.

(5) The device cannot tolerate prolonged operation at this absolute maximum.

(6) The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

(7) The AC coupled $V_{\rm ICM}$ is 650 mV for PCIe mode only.

(8) For standard protocol compliance, use AC coupling.

(9) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

(10) t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

(11) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

(12) $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

(13) The rate match FIFO supports only up to \pm 300 parts per million (ppm).

(14) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.

Symbol/	Conditions	Transo	eiver Spee	d Grade 3	Ilnit
Description	Conditions	Min	Тур	Max	Unit
Reference Clock					
Supported I/O Standards	1.2 V PCML, 1.4 V PCML, 1.5	5 V PCML, 2 HCSL, and		, Differential	LVPECL (2)
Input frequency from REFCLK input pins	—	27	—	710	MHz
Rise time	20% to 80% of rising clock edge	—	_	250	ps
Fall time	80% to 20% of falling clock edge	_	_	250	ps
Duty cycle	_	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	300/2000 (3)	mV
Spread-spectrum modulating clock frequency	PCI Express (PCIe)	30	_	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%	_	_
On-chip termination resistors	_	_	100	_	Ω
V _{ICM} (AC coupled)	—	_	1.2	—	V
V _{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	mV
	10 Hz	_		-50	dBc/Hz
	100 Hz	_		-80	dBc/Hz
Transmitter REFCLK Phase Noise ⁽¹⁾	1 KHz	_	—	-110	dBc/Hz
	10 KHz	_		-120	dBc/Hz
	100 KHz	_		-120	dBc/Hz
	≥1 MHz	—	—	-130	dBc/Hz
R _{REF}	_	—	2000 ±1%	_	Ω
Transceiver Clocks					
fixedclk clock frequency	PCIe Receiver Detect		125		MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	—	75	_	125	MHz
Receiver					
Supported I/O Standards	1.5 V PCML, 2	2.5 V PCML	, LVPECL, a	und LVDS	
Data rate (6-Gbps Transceiver)	—	611	—	6553.6	Mbps
Data rate (10-Gbps transceiver)	—	0.611	—	10.3125	Gbps
Absolute V_{MAX} for a receiver pin ⁽⁴⁾	—	—	—	1.2	V
Absolute V _{MIN} for a receiver pin	—	-0.4		_	V

Symbol/	Ocaliticas	Transc	eiver Speed	l Grade 3	Unit
Description	Conditions	Min	Тур	Max	Unit
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	_	_	_	1.6	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration	_	_	_	2.2	V
Minimum differential eye opening at the receiver serial input pins ⁽⁵⁾	_	85	—	_	mV
V _{ICM} (AC coupled)	_	_	650/800 (6)	_	mV
V _{ICM} (DC coupled)	$\leq~$ 3.2 Gbps ⁽⁷⁾	670	700	730	mV
	85- Ω setting		85		Ω
Differential on-chip termination resistors	100- Ω setting		100		Ω
	120- Ω setting		120		Ω
	150- Ω setting		150		Ω
t _{LTR} ⁽⁸⁾		—	—	10	μs
t _{LTD} (9)	_	_		4	μs
t _{LTD_manual} (10)	_	_		4	μs
t _{LTR_LTD_manual} (11)		15	—	—	μs
Programmable ppm detector ⁽¹²⁾	_		00, 125, 200 500, and 10		ppm
Run Length	_	_		200	UI
Programmable equalization (AC) and DC gain	—	R	efer to Figur	e 1 and Figure	e 2
Transmitter					
Supported I/O Standards		1.5 V PC	ML		
Data rate (6-Gbps transceiver)	_	611		6553.6	Mbps
Data rate (10-Gbps transceiver)		0.611	—	10.3125	Gbps
V _{OCM} (AC coupled)			650	_	mV
V _{OCM} (DC coupled)	\leq 3.2 Gbps ⁽⁷⁾	670	700	730	mV
	85- Ω setting		85		Ω
	100- Ω setting		100		Ω
Differential on-chip termination resistors	120- Ω setting		120		Ω
	150- Ω setting		150	_	Ω
Rise time ⁽¹³⁾	_	30	—	160	ps
Fall time ⁽¹³⁾	_	30	—	160	ps
CMU PLL		I	I		•
Supported data range		0.611		10.3125	Gbps
fPLL supported data range		611		3125	Mbps

Table 21. Transceiver Specifications for Arria V GT and ST Devices — *Preliminary* (Part 2 of 3)

Table 21. Transceiver Specifications for Arria V GT and ST Devices — Preliminary (Part 3 of 3)

Symbol/	Conditiono	Transc	Unit			
Description	Conditions	Min	Тур	Max	UIII	
Transceiver-FPGA Fabric Interface						
Interface speed (PMA direct mode)	—	50	—	161.13	MHz	
Interface speed (single-width mode)	—	25	_	187.5	MHz	
Interface speed (double-width mode)	—	25		163.84	MHz	

Notes to Table 21:

- (1) The transmitter REFCLK phase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) 10^{-12} , equivalent to 14 sigma.
- (2) Differential **LVPECL** signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (3) The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.
- (4) The device cannot tolerate prolonged operation at this absolute maximum.
- (5) The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (6) The AC coupled V_{ICM} is 650 mV for PCIe mode only.
- (7) For standard protocol compliance, use AC coupling.
- (8) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (9) t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (10) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (11) $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (12) The rate match FIFO supports only up to ± 300 ppm.
- (13) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.

Figure 1 shows the continuous time-linear equalizer (CTLE) response for Arria V devices with data rates > 3.25 Gbps.




Figure 1. CTLE Response for Arria V Devices with Data Rates > 3.25 Gbps




Figure 2 shows the CTLE response for Arria V devices with data rates \leq 3.25 Gbps.

Figure 2. CTLE Response for Arria V Devices with Data Rates \leq 3.25 Gbps

Table 22 lists the TX V_{OD} settings for Arria V transceiver channels.

Symbol	V _{0D} Setting ⁽¹⁾	V _{op} Value (mV)	V _{0D} Setting ⁽¹⁾	V _{op} Value (mV)
	0	0	32	640
	1	20	33	660
	2	40	34	680
	3	60	35	700
	4	80	36	720
	5	100	37	740
	6	120	38	760
	7	140	39	780
	8	160	40	800
	9	180	41	820
	10	200	42	840
	11	220	43	860
	12	240	44	880
	13	260	45	900
	14	280	46	920
V _{op} differential peak to peak	15	300	47	940
ypical	16	320	48	960
	17	340	49	980
	18	360	50	1000
	19	380	51	1020
	20	400	52	1040
	21	420	53	1060
	22	440	54	1080
	23	460	55	1100
	24	480	56	1120
	25	500	57	1140
	26	520	58	1160
	27	540	59	1180
	28	560	60	1200
	29	580	61	1220
	30	600	62	1240
	31	620	63	1260

Table 22. Typical TX V_{\text{OD}} Setting for Arria V Transceiver Channels = 100 $\Omega-\!\!\!\!\!$ Preliminary

Note to Table 22:

(1) Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

Table 23 lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- low-frequency data pattern—five 1s and five 0s
- data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

....

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria V HSSI HSPICE models.

Table 23. Transmitter Pre-Emphasis Levels for Arria V Devices (1), (2), (3), (4)—Preliminary (Part 1 of 2)

Quertus II 1st Dest Ter			Qua	rtus II V _{od} Set	tting			
Quartus II 1st Post Tap Pre-Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit
0	0	0	0	0	0	0	0	dB
1	1.97	0.88	0.43	0.32	0.24	0.19	0.13	dB
2	3.58	1.67	0.95	0.76	0.61	0.5	0.41	dB
3	5.35	2.48	1.49	1.2	1	0.83	0.69	dB
4	7.27	3.31	2	1.63	1.36	1.14	0.96	dB
5	—	4.19	2.55	2.1	1.76	1.49	1.26	dB
6	—	5.08	3.11	2.56	2.17	1.83	1.56	dB
7	—	5.99	3.71	3.06	2.58	2.18	1.87	dB
8	_	6.92	4.22	3.47	2.93	2.48	2.11	dB
9	—	7.92	4.86	4	3.38	2.87	2.46	dB
10	_	9.04	5.46	4.51	3.79	3.23	2.77	dB
11	-	10.2	6.09	5.01	4.23	3.61	—	dB
12	_	11.56	6.74	5.51	4.68	3.97	_	dB
13	—	12.9	7.44	6.1	5.12	4.36	—	dB
14	—	14.44	8.12	6.64	5.57	4.76	—	dB
15	—	—	8.87	7.21	6.06	5.14	—	dB
16	—	—	9.56	7.73	6.49	—	—	dB
17	—	—	10.43	8.39	7.02	—	—	dB
18	_	—	11.23	9.03	7.52	_	—	dB
19	<u> </u>	—	12.18	9.7	8.02	—	—	dB
20	<u> </u>	—	13.17	10.34	8.59	—	—	dB
21	-	—	14.2	11.1	—	—	—	dB
22	_	—	15.38	11.87	_	_	—	dB
23	—	—	—	12.67	—	—	—	dB
24	_	—	—	13.48	—	_	—	dB

Table 23. Transmitter Pre-Emphasis Levels for Arria V Devices (1), (2), (3), (4)—Preliminary (Part 2 of 2)

Quartus II 1at Deat Tan	Quartus II V _{op} Setting							
Quartus II 1st Post Tap Pre-Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit
25	_	—	—	14.37	—	—	—	dB
26	—	—	—	_	—	—	—	dB
27	—	—	—	_	—	—	—	dB
28	—	—	—	_	—	—	—	dB
29	—	—	—		—	—	—	dB
30	—	—	—	—	—	—	—	dB
31	_	—	—	_	—	—	—	dB

Notes to Table 23:

- (1) Arria V devices only support 1st post tap pre-emphasis. The 1st post tap pre-emphasis settings must satisfy $|B| + |C| \le 60$ $|B| = V_{0D}$ setting with termination value, $R_{TERM} = 100 \Omega$ |C| = 1st post tap pre-emphasis setting
- (2) |B| |C| > 5 for data rates < 5 Gbps and |B| |C| > 8.25 for data rates > 5 Gbps.

(3) $(V_{MAX}/V_{MIN} - 1)\% < 600\%$, where $V_{MAX} = |B| + |C|$ and $V_{MIN} = |B| - |C|$.

(4) For example, when $V_{0D} = 800$ mV, the corresponding V_{0D} value setting is 40. To check the validity of the 1st post tap pre-emphasis setting = 2 $|B| + |C| \le 60 \rightarrow 40 + 2 = 42$ $|B| - |C| > 5 \rightarrow 40 - 2 = 38$ $(V_{MAX}/V_{MIN} - 1)\% < 600\% \rightarrow (42/38 - 1)\% = 10.52\%$ Therefore, the 1st post tap pre-emphasis setting = 2 is a valid condition.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks and temperature sensing diode specifications.

Clock Tree Specifications

Table 24 lists the clock tree specifications for Arria V devices.

 Table 24. Clock Tree Performance for Arria V Devices—Preliminary

Deremeter	Performance				
Parameter	-I3, -C4	-l5, -C5	- C 6	Unit	
Global clock and Regional clock	625	625	525	MHz	
Peripheral clock	450	400	350	MHz	

PLL Specifications

Table 25 lists the Arria V PLL specifications when operating in both the commercial junction temperature range (0° C to 85° C for -C4, -C5, and -C6) and the industrial junction temperature range (-40° C to 100° C for -I3 and -I5).

Table 25. PLL Specifications for Arria V Devices ⁽¹⁾—Preliminary (Part 1 of 3)

Symbol	ool Parameter		Тур	Max	Unit
	Input clock frequency (–3 speed grade)	5		670 <i>(2)</i>	MHz
f _{IN}	Input clock frequency (-4 speed grade)	5	_	670 ⁽²⁾	MHz
IIN	Input clock frequency (–5 speed grade)	5	_	622 ⁽²⁾	MHz
	Input clock frequency (–6 speed grade)	5	_	500 <i>(2)</i>	MHz
f _{INPFD}	Integer input clock frequency to the PFD	5	_	325	MHz
f _{FINPFD}	Fractional input clock frequency to the PFD	50	_	TBD (1)	MHz
	PLL VCO operating range (-3 speed grade)	600	_	1600	MHz
f (3)	PLL VCO operating range (-4 speed grade)	600	_	1600	MHz
f _{VCO} (3)	PLL VCO operating range (-5 speed grade)	600	_	1600	MHz
	PLL VCO operating range (-6 speed grade)	600	_	1300	MHz
t _{einduty}	Input clock or external feedback clock input duty cycle	40	_	60	%
	Output frequency for internal global or regional clock (-4 speed grade)	_	_	500 <i>(4)</i>	MHz
f _{OUT}	Output frequency for internal global or regional clock (-5 speed grade)	_	_	500 <i>(4)</i>	MHz
	Output frequency for internal global or regional clock (-6 speed grade)			400 (4)	MHz
	Output frequency for external clock output (-3 speed grade)	_	_	670 ⁽⁴⁾	MHz
f	Output frequency for external clock output (-4 speed grade)	_	—	670 <i>(4)</i>	MHz
f _{out_ext}	Output frequency for external clock output (-5 speed grade)		—	622 ⁽⁴⁾	MHz
	Output frequency for external clock output (-6 speed grade)		—	500 ⁽⁴⁾	MHz
t _{outduty}	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{FCOMP}	External feedback clock compensation time			10	ns

Symbol	Parameter	Min	Тур	Max	Unit
t _{dyconfigclk}	Dynamic configuration clock	—		100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or deassertion of areset	_		1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth		0.3	—	MHz
f _{CLBW}	PLL closed-loop medium bandwidth		1.5	—	MHz
	PLL closed-loop high bandwidth ⁽⁹⁾	—	4	—	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift			±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	10		—	ns
	Input clock cycle-to-cycle jitter ($F_{REF} \ge 100 \text{ MHz}$)		_	0.15	UI (p-p)
t _{INCCJ} (5), (6)	Input clock cycle-to-cycle jitter (F _{REF} < 100 MHz)	_	—	±750	ps (p-p)
+ (7)	Period jitter for dedicated clock output in integer PLL ($F_{OUT} \ge 100 \text{ MHz}$)	_		175	ps (p-p)
t _{outpj_dc} (7)	Period jitter for dedicated clock output in integer PLL (F _{OUT} < 100 MHz)	_		17.5	mUI (p-p)
	Period jitter for dedicated clock output in fractional PLL ($F_{OUT} \ge 100 \text{ MHz}$)	_		250 ⁽³⁾ , 175 ⁽¹¹⁾	ps (p-p)
t _{foutpj_dc}	Period jitter for dedicated clock output in fractional PLL (F _{OUT} < 100 MHz)	_	_	25 ⁽³⁾ , 17.5 ⁽¹¹⁾	mUI (p-p)
. (7)	Cycle-to-cycle jitter for dedicated clock output in integer PLL ($F_{\text{OUT}} \geq 100 \text{ MHz})$	_	_	175	ps (p-p)
t _{outccj_dc} (7)	Cycle-to-cycle jitter for dedicated clock output in integer PLL ($F_{OUT} < 100 \text{ MHz}$)	_	_	17.5	mUI (p-p)
t	Cycle-to-cycle jitter for dedicated clock output in fractional PLL ($F_{\text{OUT}} \geq 100 \text{ MHz})$	_	—	250 ⁽³⁾ , 175 ⁽¹¹⁾	ps (p-p)
t _{foutccj_dc}	Cycle-to-cycle jitter for dedicated clock output in fractional PLL (F_{OUT} < 100 MHz)			25 ⁽³⁾ , 17.5 ⁽¹¹⁾	mUI (p-p)
t _{outpj_10} (7),	Period iitter for clock output on a regular I/O in integer PLL ($F_{OUT}\!\geq 100~MHz)$			600	ps (p-p)
(10)	Period iitter for clock output on a regular I/O in integer PLL ($F_{OUT} < 100 \text{ MHz}$)			60	mUI (p-p)
troutry to	Period iitter for clock output on a regular I/O in fractional PLL ($F_{OUT} \ge 100 \text{ MHz}$)	—		600	ps (p-p)
t _{foutpj_i0}	Period iitter for clock output on a regular I/O in fractional PLL ($F_{OUT} < 100 \text{ MHz}$)			60	mUI (p-p)
t _{outccj_10} (7),	Cycle-to-cycle jitter for clock output on a regular I/O in integer PLL ($F_{OUT} \geq 100 \text{ MHz})$	_		600	ps (p-p)
(10)	Cycle-to-cycle jitter for clock output on a regular I/O in integer PLL ($F_{OUT} < 100 \text{ MHz}$)			60	mUI (p-p)
troutes	Cycle-to-cycle jitter for clock output on a regular I/O in fractional PLL ($F_{OUT} \geq 100~\text{MHz})$			600	ps (p-p)
t _{foutccj_i0}	Cycle-to-cycle jitter for clock output on a regular I/O in fractional PLL ($F_{OUT} < 100 \text{ MHz}$)			60	mUI (p-p)

 Table 25. PLL Specifications for Arria V Devices (1)—Preliminary (Part 2 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
t _{casc_outpj_dc}	Period jitter for dedicated clock output in cascaded PLLs $(F_{\text{OUT}} \geq 100 \text{ MHz})$	_	_	175	ps (p-p)
(7), (8)	Period jitter for dedicated clock output in cascaded PLLs $(F_{OUT} < 100 \text{ MHz})$	_	_	17.5	mUI (p-p)
t _{DRIFT}	Frequency drift after PFDENA is disabled for a duration of 100 μs	_	_	±10	%
dK _{BIT}	Bit number of Delta Sigma Modulator (DSM)	8	24	32	bits
k _{VALUE}	Numerator of fraction	128	8388608	2147483648	—
f _{RES}	Resolution of VCO frequency (f _{INPFD} =100 MHz)	390625	5.96	0.023	Hz

Table 25. PLL Specifications for Arria V Devices (1)-Preliminary (Part 3 of 3)

Notes to Table 25:

- (1) Pending silicon characterization.
- (2) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (3) The voltage-controlled oscillator (VCO) frequency reported by the Quartus II software takes into consideration the VCO post-scale counter κ value. Therefore, if the counter κ has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (4) This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.
- (6) F_{REF} is f_{IN}/N , specification applies when N = 1.
- (7) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 34 on page 1–36.
- (8) The cascaded PLL specification is only applicable with the following conditions: a. Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz b. Downstream PLL: Downstream PLL BW > 2 MHz
- (9) High bandwidth PLL settings are not supported in external feedback mode.
- (10) External memory interface clock output jitter specifications use a different measurement method, which are available in Table 34 on page 1–36.
- (11) This specification only covers fractional PLL for low bandwidth. For fractional value in the range of 0.05–0.95, f_{VCO} must be >= 1000 MHz, while for fractional value in the range of 0.20–0.80, f_{VCO} must be >= 1200 MHz.

DSP Block Specifications

Table 26 lists the Arria V DSP block performance specifications.

Table 26. DSP Block Performance Specifications for Arria V Devices—Preliminary

Mada		Performance		11:4
Mode	- I 3, - C 4	-15, -C5	-C6	- Unit
Modes using One DSP Block	•			
Independent 9 x 9 Multiplication	370	310	220	MHz
Independent 18 x 19 Multiplication	370	310	220	MHz
Independent 18 x 25 Multiplication	370	310	220	MHz
Independent 20 x 24 Multiplication	370	310	220	MHz
Independent 27 x 27 Multiplication	310	250	200	MHz
Two 18 x 19 Multiplier Adder Mode	370	310	220	MHz
18 x 18 Multiplier Added Summed with 36-bit Input	370	310	220	MHz
Modes using Two DSP Blocks	•		•	•
Complex 18 x 19 multiplication	370	310	220	MHz

Memory Block Specifications

Table 27 lists the Arria V memory block specifications.

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to **50%** output duty cycle. Use the Quartus II software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX} .

Momory	Mode	Resour	ces Used		Performance		Unit
Memory	Mone	ALUTs	Memory	- I 3, -C4	-I5, -C5	-C6	Unit
	Single port, all supported widths	0	1	500	450	400	MHz
	Simple dual-port, all supported widths	0	1	500	450	400	MHz
MLAB	Simple dual-port with read and write at the same address	0	1	400	350	300	MHz
	ROM, all supported width		_	500	450	400	MHz
	Single-port, all supported widths	0	1	400	350	285	MHz
	Simple dual-port, all supported widths	0	1	400	350	285	MHz
M10K	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	315	275	240	MHz
Block	True dual port, all supported widths	0	1	400	350	285	MHz
	ROM, all supported widths	0	1	400	350	285	MHz
	Min Pulse Width (clock high time)	_	_	1,275	1,360	1,445	ps
	Min Pulse Width (clock low time)			850	1,060	1,175	ps

Table 27. Memory Block Performance Specifications for Arria V Devices—Preliminary

Temperature Sensing Diode Specifications

Table 28 lists the specifications for the Arria V internal temperature sensing diode.

 Table 28. Internal Temperature Sensing Diode Specifications for Arria V Devices—Preliminary

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
–40 to 100°C	±8°C	No	Frequency: 1 MHz	< 100 ms	8 bits	8 bits

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design- and system-specific factors. You must perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 29 lists high-speed I/O timing for Arria V devices.

Table 29. High-Speed I/O Specifications for Arria V Devices (1), (2), (3)—Preliminary (Part 1 of 3)

		-I3, -C4			-I5, -C5			-C6			
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{HSCLK_in} (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to $40^{(6)}$	5	_	800	5	_	750	5		625	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards (4)	Clock boost factor W = 1 to $40^{(6)}$	5	_	625	5	_	625	5	_	TBD	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards (5)	Clock boost factor W = 1 to $40^{(6)}$	5	_	420	5	_	420	5	_	420	MHz
f _{HSCLK_OUT} (output clock frequency)	_	5	_	625 (7)	5	_	625 (7)	5	_	TBD (7)	MHz
Transmitter											
	SERDES factor $J = 3 \text{ to } 10^{(8)}$	(9)		1250	(9)		1250	(9)		1050	Mbps
True Differential I/O Standards - f _{HSDR} (data rate)	SERDES factor J \ge 8 ^{(8), (10)} LVDS TX with RX DPA	(9)		1600 (11)	(9)		1500 ⁽¹¹⁾	(9)		1250 ⁽¹¹⁾	Mbps
	SERDES factor J = 1 to 2 Uses DDR Registers	(9)	_	(12)	(9)	_	(12)	(9)	_	(12)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Network - f _{HSDR} (data rate) ⁽¹³⁾	SERDES factor J = 4 to 10	(9)	_	945	(9)	_	945	(9)	_	945	Mbps
Emulated Differential I/O Standards with One External Output Resistor Network - f _{HSDR} (data rate) ⁽¹³⁾	SERDES factor J = 4 to 10	(9)	_	200	(9)	_	200	(9)	_	200	Mbps

• • • •	Conditions	-I3, -C4			-I5, -C5			-C6			
Symbol		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t _{x Jitter} - True	Total Jitter for Data Rate, 600 Mbps - 1.25 Gbps	_	_	160	_		160	-	_	160	ps
Differential I/O Standards	Total Jitter for Data Rate, < 600 Mbps	_	_	0.1	_	_	0.1	_	_	0.1	UI
t _{x Jitter} - Emulated Differential I/O	Total Jitter for Data Rate, 600 Mbps – 1.25 Gbps	_	_	260	_	_	300	_	_	350	ps
Standards with Three External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	_	_	0.16	_	_	0.18	_	_	0.21	UI
t _{x Jitter} - Emulated Differential I/O Standards with One External Output Resistor Network	_		_	0.15		_	0.15	_	_	0.15	UI
t _{DUTY}	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	True Differential I/O Standards ⁽¹⁴⁾		_	160		_	180	_	_	200	ps
t _{rise &} t _{fall}	Emulated Differential I/O Standards with Three External Output Resistor Network	_	_	250	_	_	250	_	_	300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network	_		500	_		500	_		500	ps
TCCS	True Differential I/O Standards		_	150			150	_	_	150	ps
1000	Emulated Differential I/O Standards			300			300	_		300	ps
Receiver											
True Differential I/O	SERDES factor J = 3 to 10 ⁽⁸⁾		_	1250	_	_	1250	_	_	1050	Mbps
Standards - f _{HSDRDPA} (data rate)	SERDES factor $J \ge 8$ with DPA ⁽⁸⁾ , ⁽¹⁰⁾ , ⁽¹¹⁾		_	1600	_	_	1500	_	_	1250	Mbps
	SERDES factor J = 3 to 10	(9)	—	(15)	(9)		(15)	(9)	—	(15)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 1 to 2 Uses DDR Registers	(9)	_	(12)	(9)		(12)	(9)	_	(12)	Mbps
DPA Mode											
DPA run length	_	_		10000	_		10000			10000	UI
Soft CDR mode											
Soft-CDR ppm tolerance	_	_	_	300	—	_	300	_	_	300	± ppm

Table 29. High-Speed I/O Specifications for Arria V Devices ^{(1), (2), (3)}—Preliminary (Part 2 of 3)

Table 29. High-Speed I/O Specifications for Arria V Devices (1), (2), (3)—Preliminary (Part 3 of 3)

Symbol	Conditions	-I3, -C4		-I5, -C5			-C6			Unit	
	Conutions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Non DPA Mode											
Sampling Window				300			300			300	ps

Notes to Table 29:

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) For LVDS applications, you must use the PLLs in integer PLL mode.
- (4) This applies to DPA and soft-CDR modes only.
- (5) This applies to non-DPA mode only.
- (6) Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.
- (7) This is achieved by using the LVDS clock network.
- (8) The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.
- (9) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (10) The V_{CC} and V_{CCP} must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.
- (11) Pending silicon characterization.
- (12) The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}) provided you can close the design timing and the signal integrity simulation is clean.
- (13) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.
- (14) This applies to default pre-emphasis and V_{0D} settings only.
- (15) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Figure 3 shows the DPA lock time specifications with the DPA PLL calibration option enabled.

Figure 3. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 30 lists the DPA lock time specifications for Arria V devices, which are applicable to both commercial and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

Table 30. DPA Lock Time Specifications for Arria V Devices—Preliminary

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions ⁽¹⁾	Maximum Data Transition
SPI-4	0000000001111111111	2	128	640
Devellet Devid 1/0	00001111	2	128	640
Parallel Rapid I/O	10010000	4	64	640
Miscellaneous	10101010	8	32	640
MISCEIIANEOUS	01010101	8	32	640

Note to Table 30:

(1) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 4 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate equal to 1.25 Gbps.







Table 31 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate equal to 1.25 Gbps.

Jitter Fre	Sinusoidal Jitter (UI)	
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

Figure 5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate less than 1.25 Gbps.

Figure 5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Less than 1.25 Gbps



DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 32 lists the DLL frequency range specifications for Arria V devices.

Table 32.	DLL Frequency	Range Specifications	for Arria V Devices
-----------	----------------------	-----------------------------	---------------------

Parameter	- I 3, -C4	-I5, -C5	-C6	Unit
DLL operating frequency range	200 – 667	200 – 667	200 – 667	MHz

Table 33 lists the DQS phase shift error for Arria V devices. This error specification is the absolute maximum and minimum error.

Table 33. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Arria V Devices

Number of DQS Delay Buffer	-I3, -C4	- I 5, - C 5	-C6	Unit
2	40	80	80	ps

Table 34 lists the memory output clock jitter specifications for Arria V devices.

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.

The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10⁻¹², equivalent to 14 sigma.

Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Table 34. Memory Output Clock Jitter Specification for Arria V Devices

Doromotor	Clock	Symbol	- I 3,	- C 4	-15,	- C 5	-	C6	Unit
Parameter	Network	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock period jitter	PHYCLK	$t_{JIT(per)}$	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	$t_{\text{JIT(cc)}}$	63		90		94		ps

OCT Calibration Block Specifications


Table 35 lists the OCT calibration block specifications for Arria V devices.

Table 35.	OCT Calibration	ock Specifications f	or Arria V Devices-	-Preliminary
-----------	-----------------	----------------------	---------------------	--------------

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	_	_	20	MHz
T _{OCTCAL}	Number of OCTUSRCLK clock cycles required for $R_{\rm S}$ OCT /R_T OCT calibration	_	1000	_	Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for OCT code to shift out	_	32	_	Cycles
T _{RS_RT}	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between R_S OCT and R_T OCT		2.5	_	ns

Figure 6 shows the $T_{RS_{RT}}$ for oe and dyn_term_ctrl signals.

Figure 6. Timing Diagram for oe and dyn_term_ctrl Signals



Duty Cycle Distortion (DCD) Specifications

Table 36 lists the worst-case DCD for Arria V devices. The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

Table 36. Worst-Case DCD on Arria V I/O Pins—Preliminary

Symbol	-13	, –C4	- C 5	i, -15	-0	6	Unit
Symbol	Min	Max	Min	Max	Min	Max	Unit
Output Duty Cycle	45	55	45	55	45	55	%

HPS Specifications

This section provides HPS specifications and timing for Arria V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS_nRST and HPS_nPOR) are six clock cycles of HPS_CLK1.

The data in Table 37 through Table 49 is preliminary and pending silicon characterization.

HPS Clock Performance

Table 37 lists the HPS clock performance for Arria V devices.

 Table 37. HPS Clock Performance for Arria V Devices—Preliminary

Symbol/Description	13, C4	I5, C5	C6	Unit
mpu_base_clk	800	800	600	MHz
main_base_clk	400	400	300	MHz

QSPI Timing Characteristics


Table 38 lists the queued serial peripheral interface (QSPI) timing characteristics for Arria V devices.

Table 38. QSPI Timing Requirements for Arria V Devices—Preliminary

Symbol	Description	Min	Тур	Max	Unit
F _{clk}	CLK clock frequency	—	—	108	MHz
T _{dutycycle}	QSPI_CLK duty cycle	TBD	—	TBD	%
T _{dssfrst}	Output delay QSPI_SS valid before first clock edge	8	—	TBD	ns
T _{dsslst}	Output delay QSPI_SS valid after last clock edge	8	—	TBD	ns
T _{dio}	IO Data output delay	-1	—	1	ns
T _{dinmax}	Maximum data input delay from falling edge of QSPI_CLK to data arrival at SoC		_	20	ns

Figure 7 shows the timing diagram for QSPI timing characteristics.

Figure 7. QSPI Timing Diagram



SPI Timing Characteristics

Table 39 lists the serial peripheral interface (SPI) master timing characteristics for Arria V devices. The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Table 39. SPI Master Timing Requirements for Arria V Devices—Preliminary

Symbol	Description	Min	Тур	Max	Unit
T _{clk}	CLK clock period	TBD	20	TBD	ns
T _{dutycycle}	SPI_CLK duty cycle	TBD	—	TBD	%
T _{dssfrst}	Output delay SPI_SS valid before first clock edge	8	—	TBD	ns
T _{dsslst}	Output delay SPI_SS valid after last clock edge	8	—	TBD	ns
T _{dio}	Master-out slave-in (MOSI) output delay	-1	—	1	ns
T _{dinmax}	Maximum data input delay from falling edge of SPI_CLK to data arrival at SoC	_	_	500	ns

Figure 8 shows the timing diagram for SPI master timing characteristics.




Figure 8. SPI Master Timing Diagram

Table 40 lists the SPI slave timing characteristics for Arria V devices. The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Table 40. SPI Slave Timing Requirements for Arria V Devices—Preliminary (Part 1 of 2)


Symbol	Description	Min	Тур	Max	Unit
T _{clk}	CLK clock period	TBD	20	TBD	ns
Ts	MOSI Setup time	5	_	TBD	ns
T _h	MOSI Hold time	5	_	TBD	ns
T _{suss}	Setup time SPI_SS valid before first clock edge	8	_	TBD	ns

Symbol	Description	Min	Тур	Max	Unit
T _{hss}	Hold time SPI_SS valid after last clock edge	8	_	TBD	ns
T _d	Master-in slave-out (MISO) output delay	TBD		6	ns

Table 40. SPI Slave Timing Requirements for Arria V Devices—Preliminary (Part 2 of 2)

Figure 9 shows the timing diagram for SPI slave timing characteristics.

Figure 9. SPI Slave Timing Diagram



SD/MMC Timing Characteristics


Table 41 lists the secure digital (SD)/MultiMediaCard (MMC) timing characteristics for Arria V devices.

Table 41.	SD/MMC Timing	g Requirements	for Arria V Devic	es— <i>Preliminary</i>
-----------	---------------	----------------	-------------------	------------------------

Symbol	Description	Min	Max	Unit
T _{clk}	SDMMC_CLK_OUT clock period	20	TBD	ns
T _{dutycycle}	SDMMC_CLK_OUT duty cycle	TBD	TBD	%
T _d	SDMMC_CMD/SDMMC_D output delay	TBD	6	ns
T _{dinmax}	Maximum input delay from rising edge of SDMMC_CLK to data arrival at SoC	_	25	ns

Figure 10 shows the timing diagram for SD/MMC timing characteristics.

Figure 10. SD/MMC Timing Diagram



USB Timing Characteristics


Table 42 lists the USB timing characteristics for Arria V devices.

Table 42. USB Timing Requirements for Arria V Devices—*Preliminary*

Symbol	Description	Min	Тур	Max	Unit
T _{clk}	USB CLK clock period	TBD	16.67	TBD	ns
T _d	CLK to USB_STP/USB_DATA[7:0] output delay	TBD	—	8	ns
T _{su}	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	—	TBD	ns
T _h	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1.5	_	TBD	ns

Figure 11 shows the timing diagram for USB timing characteristics.

Figure 11. USB Timing Diagram



Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 43 lists the reduced gigabit media independent interface (RGMII) TX timing characteristics for Arria V devices.

Table 43. RGMII TX Timing Requirements for Arria V Devices—Preliminary

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period	TBD	8	TBD	ns
T _{clk} (100Base-T)	TX_CLK clock period	TBD	40	TBD	ns
T _{clk} (10Base-T)	TX_CLK clock period	TBD	400	TBD	ns
T _{dutycycle}	TX_CLK duty cycle	TBD	_	TBD	%
T _d	TX_CLK to TXD/TX_CTL output data delay	-0.5	—	0.5	ns

Figure 12 shows the timing diagram for RGMII TX timing characteristics.

Figure 12. RGMII TX Timing Diagram




Table 44 lists the RGMII RX timing characteristics for Arria V devices.

Table 44. RGMII RX Timing Requirements for Arria V Devices—*Preliminary*

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	RX_CLK clock period	TBD	8	TBD	ns
T _{clk} (100Base-T)	RX_CLK clock period	TBD	40	TBD	ns
T _{clk} (10Base-T)	RX_CLK clock period	TBD	400	TBD	ns
T _{su}	RX_D/RX_CTL setup time	1	_	TBD	ns
T _h	RX_D/RX_CTL hold time	1		TBD	ns

Figure 13 shows the timing diagram for RGMII RX timing characteristics.

Figure 13. RGMII RX Timing Diagram




Table 45 lists the management data input/output (MDIO) timing characteristics for Arria V devices.

 Table 45. MDIO Timing Requirements for Arria V Devices—Preliminary

Symbol	Description	Min	Тур	Max	Unit
T _{clk}	MDC clock period	TBD	400	TBD	ns
T _d	MDC to MDIO output data delay	10	—	TBD	ns
T _s	Setup time for MDIO data	10	—	TBD	ns
T _h	Hold time for MDIO data	10	_	TBD	ns

Figure 14 shows the timing diagram for MDIO timing characteristics.




Figure 14. MDIO Timing Diagram

I²C Timing Characteristics


Table 46 lists the I²C timing characteristics for Arria V devices.

Table 46. I²C Timing Requirements for Arria V Devices—*Preliminary*

Symbol	Description	Standard Mode		Fast Mode		11:4
		Min	Max	Min	Max	Unit
T _{clk}	Serial clock (SCL) clock period	TBD	10	TBD	2.5	μs
T _{clkhigh}	SCL high time	4	TBD	0.6	TBD	μs
T _{clklow}	SCL low time	4.7	TBD	1.3	TBD	μs
Ts	Setup time for serial data line (SDA) data to SCL	250	TBD	100	TBD	ns
T _h	Hold time for SCL to SDA data	TBD	3.45	TBD	0.9	μs
T _d	SCL to SDA output data delay	8	TBD	8	TBD	ns

Figure 15 shows the timing diagram for I²C timing characteristics.

Figure 15. I²C Timing Diagram



NAND Timing Characteristics


Table 47 lists the NAND timing characteristics for Arria V devices.

Symbol	Description	Min	Max	Unit
T _{wp}	Write enable pulse width	10	TBD	ns
T _{wh}	Write enable hold time	7	TBD	ns
T _{rp}	Read Enable pulse width	10	TBD	ns
T _{reh}	Read enable holdtime	7	TBD	ns
T _{clesu}	Command latch enable to write enable setup time	10	TBD	ns
T _{cleh}	Command latch enable to write enable hold time	5	TBD	ns

	F			
Symbol	Description	Min	Max	Unit
T _{cesu}	Chip enable to write enable setup time	15	TBD	ns
T _{ceh}	Chip enable to write enable hold time	5	TBD	ns
T _{alesu}	Address latch enable to write enable setup time	10	TBD	ns
T _{aleh}	Address latch enable to write enable hold time	5	TBD	ns
T _{dsu}	Data to write enable setup time	10	TBD	ns
T _{dh}	Data to write enable hold time	5	TBD	ns
T _{drb}	Write enable high to ready/busy low	TBD	100	ns
T _{cea}	Chip enable to data access time	TBD	25	ns
T _{rea}	Read enable to data access time	TBD	16	ns
T _{rhz}	Read enable to data high impedance	TBD	100	ns
T _{rb}	Ready to read enable low	20	TBD	ns
·	•			

Figure 16 shows the timing diagram for NAND command latch timing characteristics.










Figure 18 shows the timing diagram for NAND data write timing characteristics.







Figure 19 shows the timing diagram for NAND data read timing characteristics.

Figure 19. NAND Data Read Timing Diagram



ARM Trace Timing Characteristics

Table 48 lists the ARM trace timing characteristics for Arria V devices.

Table 48. ARM Trace Timing Requirements for Arria V Devices—*Preliminary*

Description	Min	Тур	Max	Unit
CLK clock period	TBD	8	TBD	ns
CLK maximum duty cycle	TBD	—	TBD	%
CLK to D0 –D7 output data delay	-1	_	1	ns

UART Interface

The maximum UART baud rate is 6.25 megasymbols per second.

GPIO Interface

Table 49 lists the general-purpose I/O (GPIO) pulse width for Arria V devices.

Table 49. GPIO Pulse Width for Arria V Devices—Preliminary

Description	Min	Max	Unit
Minimum detectable pulse width	40	TBD	ns

Configuration Specification

This section provides configuration specifications and timing for Arria V devices.

POR Specifications

Table 50 lists the specifications for fast and standard POR for Arria V devices.

Table 50. Fast and Standard POR Delay Specification for Arria V Devices (1)

POR Delay	Minimum	Maximum	Unit
Fast	4	12 ⁽²⁾	ms
Standard	100	300	ms

Notes to Table 50:

(1) Select the POR delay based on the MSEL setting as described in the "Configuration Schemes for Arria V Devices" table in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

(2) The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

JTAG Configuration Timing

Table 51 lists the JTAG timing parameters and values for Arria V devices.

Table 51. JTAG Timing Parameters and Values for Arria V Devices—Preliminary				

Symbol	Description	Min	Max	Unit
t _{JCP}	TCK clock period	30	_	ns
t _{JCP}	TCK clock period	167 ⁽¹⁾	_	ns
t _{JCH}	TCK clock high time	14	_	ns
t _{JCL}	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	2	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t _{JPH}	JTAG port hold time	5	_	ns
t _{JPCO}	JTAG port clock to output	—	12 ⁽²⁾	ns
t _{JPZX}	JTAG port high impedance to valid output		14 <i>(2)</i>	ns
t _{JPXZ}	JTAG port valid output to high impedance		14 <i>(2)</i>	ns

Notes to Table 51:

(1) The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

(2) A 1-ns adder is required for each V_{CCI0} voltage step down from 3.0 V. For example, t_{JPC0} = 13 ns if V_{CCI0} of the TD0 I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

FPP Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Arria V devices.

DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is *r* times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP x16 where the *r* is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

Table 52 lists the DCLK-to-DATA[] ratio for each combination.

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] ratio (r)
	Off	Off	1
EDD (9 bit wide)	On	Off	1
FPP (8-bit wide)	Off	On	2
	On	On	2
	Off	Off	1
EDD (16 bit wide)	On	Off	2
FPP (16-bit wide)	Off	On	4
	On	On	4

Table 52. DCLK-to-DATA[] Ratio for Arria V Devices

FPP Configuration Timing when DCLK to DATA[] = 1

Figure 20 shows the timing waveform for a FPP configuration when using a MAX[®] II device as an external host. This timing waveform shows timing when the DCLK-to-DATA[] ratio is 1.

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP x8 and FPP x16. For the respective DCLK-to-DATA[] ratio, refer to Table 52.




Figure 20. DCLK-to-DATA[] FPP Configuration Timing Waveform When the Ratio is 1 (1)

Notes to Figure 20:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Arria V device holds nSTATUS low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) For FPP x16, use DATA [15..0]. For FPP x8, use DATA [7..0]. DATA [15..5] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (6) To ensure a successful configuration, send the entire configuration data to the Arria V device. CONF_DONE is released high when the Arria V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Table 53 lists the timing parameters for Arria V devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nconfig low to nstatus low	_	600	ns
t _{CFG}	nCONFIG low pulse width	2	—	μs
t _{status}	nSTATUS low pulse width	268	1506 ⁽¹⁾	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	_	1506 <i>(2)</i>	μs
t _{CF2CK}	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK}	$\operatorname{nSTATUS}$ high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	0.45 x 1/f _{MAX}	_	S
t _{CL}	DCLK low time	0.45 x 1/f _{MAX}	_	S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency (FPP x8/ x16)	—	125	MHz
t _{CD2UM}	CONF_DONE high to user mode ⁽³⁾	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	—
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (T _{init} x CLKUSR period)		_
T _{init}	Number of clock cycles required for device initialization	17,408		Cycles

Notes to Table 53:

(1) You can obtain this value if you do not delay configuration by extending the nCONFIG or the nSTATUS low pulse width.

(2) You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

FPP Configuration Timing when DCLK to DATA[] > 1

Figure 21 shows the timing waveform for a FPP configuration when using a MAX II device or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.




Figure 21. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 ⁽¹⁾

Notes to Figure 21:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Arria V device holds nSTATUS low for the time as specified by the POR delay.
- (3) After power up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 52 on page 1–48.
- (6) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [15..0] pins prior to sending the first DCLK rising edge.
- (7) To ensure a successful configuration, send the entire configuration data to the Arria V device. CONF_DONE is released high after the Arria V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Table 54 lists the timing parameters for Arria V devices when the DCLK-to-DATA [] ratio is more than 1.

Table 54.	DCLK-to-DATA[] FPP	Timing Parameters fo	or Arria V Devices Whe	n the Ratio is >1 ⁽¹⁾ –	-Preliminarv

Symbol Parameter		Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t _{CFG}	nCONFIG low pulse width	2	—	μs
t _{STATUS}	nSTATUS low pulse width	268	1506 ⁽²⁾	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	_	1506 <i>(3)</i>	μs
t _{CF2CK}	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK}	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5		ns
t _{DH}	DATA[] hold time after rising edge on DCLK	N - 1/f _{DCLK} ⁽⁴⁾	_	ns
t _{CH}	DCLK high time	0.45 x 1/f _{MAX}	_	S
t _{CL}	DCLK low time	0.45 x 1/f _{MAX}	—	S
t _{CLK}	DCLK period	1/f _{MAX}	—	S
f _{MAX}	DCLK frequency (FPP x8/ x16)	—	125	MHz
t _R	Input rise time	—	40	ns
t _F	Input fall time	—	40	ns
t _{CD2UM}	CONF_DONE high to user mode ⁽⁵⁾	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (T _{init} x CLKUSR period)	_	_
T _{init}	Number of clock cycles required for device initialization	17,408	_	Cycles

Notes to Table 54:

(1) Use these timing parameters when you use decompression and the design security features.

(2) This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(3) This value can be obtained if you do not delay configuration by externally holding nSTATUS low.


(4) N is the DCLK-to-DATA[] ratio and f_{DCLK} is the DCLK frequency of the system.

(5) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

AS Configuration Timing

Figure 22 shows the timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.





Notes to Figure 22:

- (1) If you are using AS x4 mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from the internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 55 lists the timing parameters for AS x1 and AS x4 configurations in Arria V devices.

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in Table 57 on page 1–55. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CO}	DCLK falling edge to the AS_DATAO/ASDO output	—	4	μs
t _{SU}	Data setup time before the falling edge on ${\tt DCLK}$	1.5	—	ns
t _{DH}	Data hold time after the falling edge on DCLK	0		ns
t _{CD2UM}	CONF_DONE high to user mode	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	—	—
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (T _{init} x CLKUSR period)	_	_
T _{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

Table 56 lists the internal clock frequency specification for the AS configuration scheme.

The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support ${\tt DCLK}$ frequency of 100 MHz.


Table 56. DCLK Frequency Specification in the AS Configuration Scheme—Preliminary

Parameter	Minimum	Typical	Maximum	Unit
	5.3	7.9	12.5	MHz
DCLK frequency in AS configuration scheme	10.6	15.7	25.0	MHz
	21.3	31.4	50.0	MHz
	42.6	62.9	100.0	MHz
Remote update only in AS mode	_	_	12.5	MHz

PS Configuration Timing

Figure 23 shows the timing waveform for a PS configuration when using a MAX II device or microprocessor as an external host.

Figure 23. PS Configuration Timing Waveform ⁽¹⁾



Notes to Figure 23:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Arria V device holds nSTATUS low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) To ensure a successful configuration, send the entire configuration data to the Arria V device. CONF_DONE is released high after the Arria V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (6) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 57 lists the PS timing parameter for Arria V devices.

Table 57. PS Timing Parameters for Arria V Devices—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	_	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{status}	nSTATUS low pulse width	268	1506 <i>(1)</i>	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	—	1506 <i>(2)</i>	μs
t _{CF2CK}	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK}	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA [] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA [] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	0.45 x 1/f _{MAX}	_	S
t _{CL}	DCLK low time	0.45 x 1/f _{MAX}	_	S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency	—	125	MHz
t _{CD2UM}	CONF_DONE high to user mode ⁽³⁾	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	_	_
t _{cd2umc}	CONF_DONE high to user mode with CLKUSR option on	t _{cd2cu} + (T _{init} x clkusr period)	_	_
T _{init}	Number of clock cycles required for device initialization	17,408	_	Cycles

Notes to Table 57:

(1) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) You can obtain this value if you do not delay configuration by externally holding nSTATUS low.

(3) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Initialization

Table 58 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency for Arria V devices.

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP 12.5		
CLKUSR (1)	PS and FPP	125	T _{init}
CHRUSK	AS	100	

Table 58. Initialization Clock Source Option and the Maximum Frequency for Arria V Devices

Note to Table 58:

(1) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

Configuration Files

Use Table 59 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Table 59 lists the uncompressed raw binary file (.rbf) sizes for Arria V devices.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
	A1	71,015,552	439,960
	A3	71,015,552	439,960
	A5	101,740,640	446,360
Arrie V CV	A7	101,740,640	446,360
Arria V GX	B1	137,784,928	457,368
	B3	137,784,928	457,368
	B5	185,915,648	463,128
	B7	185,915,648	463,128
	C3	71,015,552	439,960
Arria V CT	C7	101,740,640	446,360
Arria V GT	D3	137,784,928	457,368
	D7	185,915,648	463,128
Arrio V CV	B3	185,903,520	450,968
Arria V SX	B5	185,903,520	450,968
Arria V ST	D3	185,903,520	450,968
AIIIA V OI	D5	185,903,520	450,968

Table 59. Uncompressed .rbf Sizes for Arria V Devices

Table 60 lists the minimum configuration time estimation for Arria V devices. The estimated values are based on the configuration **.rbf** sizes in Table 59.

		Active Serial ⁽¹⁾			Fast Passive Parallel ⁽²⁾		
Variant	Member Code	Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
	A1	4	100	178	16	125	36
	A3	4	100	178	16	125	36
	A5	4	100	255	16	125	51
Arria V GX	A7	4	100	255	16	125	51
Arria v GX	B1	4	100	344	16	125	69
	B3	4	100	344	16	125	69
	B5	4	100	465	16	125	93
	B7	4	100	465	16	125	93
	C3	4	100	178	16	125	36
Arria V OT	C7	4	100	255	16	125	51
Arria V GT	D3	4	100	344	16	125	69
	D7	4	100	465	16	125	93
Arria V SX	B3	4	100	465	16	125	93
Allia V SX	B5	4	100	465	16	125	93
Arria V ST	D3	4	100	465	16	125	93
Allia V OI	D5	4	100	465	16	125	93

Table 60. Minimum Configuration Time Estimation for Arria V Devices — Preliminary

Notes to Table 60:

(1) DCLK frequency of 100 MHz using external CLKUSR.

(2) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Remote System Upgrades Circuitry Timing Specification

Table 61 lists the timing parameter specifications for the remote system upgrade circuitry.

Table 61.	Remote Syste	m Upgrade Circu	uitry Timing Specif	fication (Part 1 of 2)

Parameter	Minimum	Maximum	Unit
t _{MAX_RU_CLK} (1)	—	40	MHz
t _{RU_nCONFIG} ⁽²⁾	250	—	ns

Parameter	Minimum	Maximum	Unit
t _{RU_nRSTIMER} ⁽³⁾	250	_	ns

Table 61. Remote System Upgrade Circuitry Timing Specification (Part 2 of 2)

Notes to Table 61:

- (1) This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE_UPDATE megafunction, the clock user-supplied to the ALTREMOTE_UPDATE megafunction must meet this specification.
- (2) This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

User Watchdog Internal Oscillator Frequency Specification

Table 62 lists the frequency specifications for the user watchdog internal oscillator.

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

⁽³⁾ This is equivalent to strobing the reset timer input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Yc

You can download the Excel-based I/O Timing spreadsheet from the Arria V Devices Documentation webpage.

Programmable IOE Delay

Table 63 lists the Arria V I/O element (IOE) programmable delay settings.

Table 63. IOE Programmable Delay for Arria V Devices

Deservator	Available		Fast	Model		S	low Mode	el		Ilait
Parameter	Settings		Industrial	Commercial	-C4	- C 5	-C6	-13	-15	Unit
D1	31	0	0.508	0.517	0.870	1.063	1.063	0.872	1.057	ns
D3	7	0	1.763	1.795	2.999	3.665	3.571	3.031	3.643	ns
D4	31	0	0.508	0.518	0.869	1.063	1.063	1.063	1.057	ns
D5	31	0	0.508	0.517	0.870	1.063	1.063	0.872	1.057	ns

Programmable Output Buffer Delay

Table 64 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

Table 64. I	Programmable	Output	Buffer Delay	y ⁽¹⁾ —Preliminary
-------------	--------------	--------	---------------------	-------------------------------

Symbol	Parameter	Typical	Unit
		0 (default)	ps
D	Rising and/or falling edge delay	50	ps
D _{OUTBUF}		100	ps
		150	ps

Note to Table 64:

(1) Pending the Quartus II software extraction.

Glossary

Table 65 lists the glossary for this datasheet.

Table 65. Glossary Table (Part 1 of 4)

Letter	Subject	Definitions			
A B C	_	_			
D	Differential I/O Standards	Receiver Input Waveforms Single-Ended Waveform V _D Positive Channel (p) = V _H Negative Channel (n) = V _{IL} Ground Differential Waveform V _D V_{ID} V_{ID} $P \cdot n = 0 V$ Transmitter Output Waveforms Single-Ended Waveform V _{OD} Positive Channel (p) = V _{OH} Negative Channel (n) = V _{OL} Ground Differential Waveform V _{CM} Positive Channel (n) = V _{OL} Ground Differential Waveform V _{CM} Positive Channel (n) = V _{OL} Output V _{OD} V _{OD} P · n = 0 V			
E	—	—			
	f _{HSCLK}	Left/right PLL input clock frequency.			
F	f _{HSDR}	High-speed I/O block—Maximum/minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA. High-speed I/O block—Maximum/minimum LVDS data transfer rate			
	f _{hsdrdpa}	$(f_{\text{HSDRDPA}} = 1/\text{TUI}), \text{DPA}.$			
G H I	_	_			

Table 65. Glossary Table (Part 2 of 4)

Letter	Subject	Definitions
	J	High-speed I/O block—Deserialization factor (width of parallel data bus).
J	JTAG Timing Specifications	JTAG Timing Specifications: TMS \downarrow
K L M		
N O		
Ρ	PLL Specifications	Diagram of PLL Specifications (1)
	Preliminary	Some tables show the designation as "Preliminary". Preliminary characteristics are created using simulation results, process data, and other known parameters. Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no preliminary designations on finalized tables.
Q		—
R	RL	Receiver differential input discrete resistor (external to the Arria V device).

Table 65. Glossary Table (Part 3 of 4)

Letter	Subject	Definitions					
	Sampling window (SW)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown: Bit Time O.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS RSKM					
S	Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing. Single-Ended Voltage Referenced I/O Standard Vort Vort </th					
	t _C	High-speed receiver/transmitter input and output clock period.					
	TCCS (channel- to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table).					
		High-speed I/O block—Duty cycle on high-speed transmitter output clock.					
	t _{DUTY}	Timing Unit Interval (TUI)					
т		The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$					
	t _{FALL}	Signal high-to-low transition time (80–20%)					
	t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input					
	t _{OUTPJ_IO}	Period jitter on the GPIO driven by a PLL					
	t _{outpj_dc}	Period jitter on the dedicated clock output driven by a PLL					
	t _{RISE}	Signal low-to-high transition time (20–80%)					
U	—	_					

Letter	Subject	Definitions
	V _{CM(DC)}	DC Common mode input voltage.
	V _{ICM}	Input Common mode voltage—The common mode of the differential signal at the receiver.
	V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.
	V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.
	V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	V _{IH(AC)}	High-level AC input voltage
	V _{IH(DC)}	High-level DC input voltage
V	V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	V _{IL(AC)}	Low-level AC input voltage
	V _{IL(DC)}	Low-level DC input voltage
	V _{OCM}	Output Common mode voltage—The common mode of the differential signal at the transmitter.
	V _{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	V _{SWING}	Differential input voltage
	V _X	Input differential cross point voltage
	V _{OX}	Output differential cross point voltage
W	W	High-speed I/O block—Clock Boost Factor
X,		
Y,	-	-
Z		

Table 65. Glossary Table (Part 4 of 4)

Document Revision History

Table 66 lists the revision history for this document.

Table 66. Document Revision History (Part 1 of 2)

Date	Version	Changes
June 2013	3.3	Updated Table 20, Table 21, Table 25, and Table 38.
		Added Table 37.
		 Updated Figure 8, Figure 9, Figure 20, Figure 22, and Figure 23.
May 2013	3.2	 Updated Table 1, Table 5, Table 10, Table 13, Table 19, Table 20, Table 21, Table 23, Table 29, Table 39, Table 40, Table 46, Table 56, Table 57, Table 60, and Table 64.
		 Updated industrial junction temperature range for –I3 speed grade in "PLL Specifications" section.
		 Added HPS reset information in the "HPS Specifications" section.
March 2013	3.1	Added Table 60.
March 2013	3.1	 Updated Table 1, Table 3, Table 17, Table 20, Table 29, and Table 59.
		 Updated Figure 21.
		 Updated Table 2, Table 4, Table 9, Table 14, Table 16, Table 17, Table 20, Table 21, Table 25, Table 29, Table 36, Table 56, Table 57, and Table 60.
		Removed table: Transceiver Block Jitter Specifications for Arria V Devices.
	3.0	Added HPS information:
November 2012		 Added "HPS Specifications" section.
November 2012		 Added Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, and Table 50.
		 Added Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, Figure 16, Figure 17, Figure 18, and Figure 19.
		Updated Table 3 and Table 5.
Ostabar 2010	0.4	 Updated Arria V GX V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, and V_{CCL_GXBL/R} minimum and maximum values, and data rate in Table 4.
October 2012	2.4	 Added receiver VICM (AC coupled) and VICM (DC coupled) values, and transmitter VOCM (AC coupled) and VOCM (DC coupled) values in Table 20 and Table 21.
August 2012	2.3	 Updated the SERDES factor condition in Table 30.
		 Updated the maximum voltage for V₁ (DC input voltage) in Table 1.
		 Updated Table 20 to include the Arria V GX -I3 speed grade.
July 2012	2.2	Updated the minimum value of the fixedclk clock frequency in Table 20 and Table 21.
	<i>L.L</i>	 Updated the SERDES factor condition in Table 30.
		 Updated Table 50 to include the IOE programmable delay settings for the Arria V GX -I3 speed grade.
June 2012	2.1	Updated $V_{CCR_GXBL/R}$, $V_{CCT_GXBL/R}$, and $V_{CCL_GXBL/R}$ values in Table 4.

Table 66. Document Revision History (Part 2 of 2)

Date	Version	Changes
		Updated for the Quartus II software v12.0 release:
		 Restructured document.
		 Updated "Supply Current and Power Consumption" section.
June 2012 2.0		 Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.
		 Added Table 22, Table 23, and Table 33.
		 Added Figure 1–1 and Figure 1–2.
		 Added "Initialization" and "Configuration Files" sections.
		 Updated Table 2–1.
February 2012	1.3	 Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.
		 Updated V_{CCP} description.
December 2011	1.2	 Updated Table 2–1 and Table 2–3.
		 Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.
November 2011	1.1	Added Table 2–5.
		Added Figure 2–4.
August 2011	1.0	Initial release.



AV-51002-3.3

This document covers the electrical and switching characteristics for Arria[®] V GZ devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This document also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.



For information regarding the densities and packages of devices in the Arria V GZ family, refer to the *Arria V Device Overview*.

Electrical Characteristics

The following sections describe the electrical characteristics of Arria V GZ devices.

Operating Conditions

When you use Arria V GZ devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Arria V GZ devices, you must consider the operating requirements described in this datasheet.

Arria V GZ devices are offered in commercial and industrial temperature grades.

Commercial devices are offered in –3 (fastest) and –4 core speed grades. Industrial devices are offered in –3L and –4 core speed grades. Arria V GZ devices are offered in –2 and –3 transceiver speed grades.

Table 1 lists the industrial and commercial speed grades for the Arria V GZ devices.

Table 1. Commercial and Industrial Speed Grade Offering for Arria V GZ Devices (1), (2), (3)

Transsaiver Speed Grade	Core Speed Grade				
Transceiver Speed Grade	C3	C4	I3L	14	
2	Yes	—	Yes	—	
3	—	Yes		Yes	

Notes to Table 1:

(1) C = Commercial temperature grade; I = Industrial temperature grade.

(2) Lower number refers to faster speed grade.

(3) L = Low power devices.



© 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Arria V GZ devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 2 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Power supply for core voltage and periphery circuitry	-0.5	1.35	V
V _{CCPT}	Power supply for programmable power technology	-0.5	1.8	V
V _{CCPGM}	Power supply for configuration pins	-0.5	3.9	V
V _{CC_AUX}	Auxiliary supply for the programmable power technology	-0.5	3.4	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.9	V
V _{CCPD}	I/O pre-driver power supply	-0.5	3.9	V
V _{CCIO}	I/O power supply	-0.5	3.9	V
V _{CCD_FPLL}	PLL digital power supply	-0.5	1.8	V
V _{CCA_FPLL}	PLL analog power supply	-0.5	3.4	V
VI	DC input voltage	-0.5	3.8	V
I _{OUT}	DC output current per pin	-25	40	mA
TJ	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (No bias)	-65	150	°C

Table 2. Absolute Maximum Ratings for Arria V GZ Devices—Preliminary

Table 3 lists the absolute conditions for the transceiver power supply for Arria V GZ devices.

Table 3. Transceiver Power	Supply Absolute (Conditions for Arr	ia V GZ Devices
----------------------------	-------------------	--------------------	-----------------

Symbol	Description	Minimum	Maximum	Unit
V _{CCA_GXBL}	Transceiver channel PLL power supply (left side)	-0.5	3.75	V
V_{CCA_GXBR}	Transceiver channel PLL power supply (right side)	-0.5	3.75	V
V _{CCHIP_L}	Transceiver hard IP power supply (left side)	-0.5	1.35	V
V _{CCHSSI_L}	Transceiver PCS power supply (left side)	-0.5	1.35	V
V _{CCHSSI_R}	Transceiver PCS power supply (right side)	-0.5	1.35	V
V_{CCR_GXBL}	Receiver analog power supply (left side)	-0.5	1.35	V
V _{CCR_GXBR}	Receiver analog power supply (right side)	-0.5	1.35	V
V _{CCT_GXBL}	Transmitter analog power supply (left side)	-0.5	1.35	V
V_{CCT_GXBR}	Transmitter analog power supply (right side)	-0.5	1.35	V
V _{CCH_GXBL}	Transmitter output buffer power supply (left side)	-0.5	1.8	V
V _{CCH_GXBR}	Transmitter output buffer power supply (right side)	-0.5	1.8	V

During transitions, input signals may overshoot to the voltage shown in Table 4 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle.

For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

Table 4 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

Symbol	Description	Condition (V)	Overshoot Duration as % @ T _J = 100°C	Unit
		3.8	100	%
Vi (AC)		3.85	64	%
		3.9	36	%
	AC input voltage	3.95	21	%
		4	12	%
		4.05	7	%
		4.1	4	%
		4.15	2	%
		4.2	1	%

Table 4. Maximum Allowed Overshoot During Transitions for Arria V GZ Devices—Preliminary

Recommended Operating Conditions

This section lists the functional operating limits for the AC and DC parameters for Arria V GZ devices.

Table 5 lists the steady-state voltage and current values expected from Arria V GZ devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 5. Recommended Operating Conditions for Arria V GZ Devices—Preliminary

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CC}	Core voltage and periphery circuitry power supply ⁽³⁾	_	0.82	0.85	0.88	V
V _{CCPT}	Power supply for programmable power technology	_	1.45	1.50	1.55	V
V _{CC_AUX}	Auxiliary supply for the programmable power technology	_	2.375	2.5	2.625	V
V _{CCPD} ⁽¹⁾	I/O pre-driver (3.0 V) power supply	—	2.85	3.0	3.15	V
VCCPD ()	I/O pre-driver (2.5 V) power supply	—	2.375	2.5	2.625	V
	I/O buffers (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	—	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply	—	1.71	1.8	1.89	V
V _{CCIO}	I/O buffers (1.5 V) power supply		1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply		1.283	1.35	1.45	V
	I/O buffers (1.25 V) power supply		1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply	—	1.14	1.2	1.26	V
	Configuration pins (3.0 V) power supply		2.85	3.0	3.15	V
V _{CCPGM}	Configuration pins (2.5 V) power supply	—	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply		1.71	1.8	1.89	V
V _{CCA_FPLL}	PLL analog voltage regulator power supply		2.375	2.5	2.625	V
V _{CCD_FPLL}	PLL digital voltage regulator power supply	—	1.45	1.5	1.55	V
V _{CCBAT} ⁽²⁾	Battery back-up power supply (For design security volatile key register)	—	1.2		3.0	V
VI	DC input voltage	—	-0.5	_	3.6	V
V ₀	Output voltage		0		V _{CCIO}	V
TJ	Operating junction temperature	Commercial	0	_	85	°C
۱J	Operating junction temperature	Industrial	-40		100	°C
+	Power supply ramp time	Standard POR	200 µs	_	100 ms	—
t _{RAMP}		Fast POR	200 µs	_	4 ms	—

Notes to Table 5:

(1) V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.

(2) If you do not use the design security feature in Arria V GZ devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Arria V GZ power-on-reset (POR) circuitry monitors V_{CCBAT}. Arria V GZ devices will not exit POR if V_{CCBAT} stays at logic low.

(3) The V_{CC} core supply must be set to 0.9 V if the Partial Reconfiguration (PR) feature is used.

Table 6 lists the transceiver power supply recommended operating conditions for Arria V GZ devices.

Symbol	Description	Minimum	Typical	Maximum	Unit
V_{1} (1) (3)	Transceiver shannel DLL never supply (left side)	2.85	3.0	3.15	V
V _{CCA_GXBL} ^{(1), (3)}	Transceiver channel PLL power supply (left side)	2.375	2.5	2.625	v
$V_{(1)}(3)$	Transceiver channel PLL power supply (right side)	2.85	3.0	3.15	V
V _{CCA_GXBR} ^{(1), (3)}	Transceiver channel FLL power supply (fight side)	2.375	2.5	2.625	v
V _{CCHIP_L}	Transceiver hard IP power supply (left side)	0.82	0.85	0.88	V
V _{CCHSSI_L}	Transceiver PCS power supply (left side)	0.82	0.85	0.88	V
V _{CCHSSI_R}	Transceiver PCS power supply (right side)	0.82	0.85	0.88	V
		0.82	0.85	0.88	
V _{CCR_GXBL} ⁽²⁾	Receiver analog power supply (left side)	0.97	1.0	1.03	V
		1.03	1.05	1.07	
		0.82	0.85	0.88	
V _{CCR_GXBR} ⁽²⁾	Receiver analog power supply (right side)	0.97	1.0	1.03	V
		1.03	1.05	1.07	
		0.82	0.85	0.88	
V _{CCT_GXBL} ⁽²⁾	Transmitter analog power supply (left side)	0.97	1.0	1.03	V
		1.03	1.05	1.07	1
		0.82	0.85	0.88	
V _{CCT_GXBR} ⁽²⁾	Transmitter analog power supply (right side)	0.97	1.0	1.03	V
		1.03	1.05	1.07	
V _{CCH_GXBL}	Transmitter output buffer power supply (left side)	1.425	1.5	1.575	V
V _{CCH_GXBR}	Transmitter output buffer power supply (right side)	1.425	1.5	1.575	V

Table 6. Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

Notes to Table 6:

(1) This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

(2) This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rate up to 6.5 Gbps, you can connect this supply to 0.85 V.

(3) When using ATX PLLs, the supply must be 3.0 V.

Table 7 shows the transceiver power supply voltage requirements for various conditions.

Table 7. Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

Conditions	VCCR_GXB and VCCT_GXB ⁽²⁾	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:				
 Data rate > 10.3 Gbps. 	1.05			
 DFE is used. 				
If ANY of the following conditions are true ⁽¹⁾ :		3.0		
 ATX PLL is used. 		0.0		
 Data rate > 6.5Gbps. 	1.0		1.5	V
■ DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used.				
If ALL of the following conditions are true:				
ATX PLL is not used.	0.85	2.5		
Data rate <= 6.5Gbps.	0.00			
 DFE, AEQ, and EyeQ are not used. 				

Notes to Table 7:

(1) Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

(2) If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to 0.85 V, they can be shared with the VCC core supply.

DC Characteristics

This section lists the following specifications:

- Supply Current
- I/O Pin Leakage Current
- Bus Hold Specifications
- On-Chip Termination (OCT) Specifications
- Pin Capacitance
- Hot Socketing

Supply Current

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

I/O Pin Leakage Current

Table 8 lists the Arria V GZ I/O pin leakage current specifications.

Table 8. I/O Pin Leakage Current for Arria V GZ Devices—Preliminary⁽¹⁾

Symbol	Description	Conditions	Min	Тур	Max	Unit	
I _I	Input pin	$V_{I} = 0 V \text{ to } V_{CCIOMAX}$	-30	_	30	μA	
I _{OZ}	Tri-stated I/O pin	$V_0 = 0 V$ to $V_{CCIOMAX}$	-30	_	30	μA	
Note to Table 8:							
(1) If $V_0 = V_{CCI0}$ to $V_{CCI0Max}$, 100 μ A of leakage current per I/O is expected.							

Bus Hold Specifications

Table 9 lists the Arria V GZ device family bus hold specifications.

 Table 9. Bus Hold Parameters for Arria V GZ Devices—Preliminary

			V _{CCI0}										
Parameter	Symbol	Conditions	1.2	2 V	1.	5 V	1.8	3 V	2.	5 V	3.0) V	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	I _{SUSL}	V _{IN} > V _{IL} (maximum)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μA
High sustaining current	I _{SUSH}	V _{IN} < V _{IH} (minimum)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μA
Low overdrive current	I _{odl}	0V < V _{IN} < V _{CCI0}	_	120	_	160	_	200		300	_	500	μA
High overdrive current	I _{odh}	0V < V _{IN} < V _{CCI0}	_	-120	_	-160	_	-200	_	-300	_	-500	μA
Bus-hold trip point	V _{TRIP}	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block.

Table 10 lists the Arria V GZ OCT termination calibration accuracy specifications.

 Table 10. OCT Calibration Accuracy Specifications for Arria V GZ Devices ⁽¹⁾—Preliminary (Part 1 of 2)

Symbol	Description	Conditions	Calibratio	Unit	
Symbol	Description	Conunions	C3, I3L C4, I		UIII
25-Ω R _S	Internal series termination with calibration ($25-\Omega$ setting)	V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%
50-Ω R _S	Internal series termination with calibration (50- Ω setting)	V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%

Sumbol	Description	Conditiono	Calibratio	Unit	
Symbol	Description	Conditions	C3, I3L	C4, I4	Unit
34- Ω and 40- Ω R _S	Internal series termination with calibration (34- Ω and 40- Ω setting)	V _{CCI0} = 1.5, 1.35, 1.25, 1.2 V	±15	±15	%
48-Ω, 60-Ω, and 80-Ω R_S	Internal series termination with calibration (48- Ω , 60- Ω , and 80- Ω setting)	V _{CCI0} = 1.2 V	±15	±15	%
50-Ω R _T	Internal parallel termination with calibration (50- Ω setting)	V _{CCI0} = 2.5, 1.8, 1.5, 1.2 V	-10 to +40	-10 to +40	%
20-Ω, 30-Ω, 40-Ω,60-Ω, and 120-Ω R _T	Internal parallel termination with calibration ($20-\Omega$, $30-\Omega$, $40-\Omega$, $60-\Omega$, and $120-\Omega$ setting)	V _{CCI0} = 1.5, 1.35, 1.25 V	-10 to +40	-10 to +40	%
60- Ω and 120- Ω R _T	Internal parallel termination with calibration (60- Ω and 120- Ω setting)	V _{CCI0} = 1.2	-10 to +40	-10 to +40	%
25- $\Omega R_{S_left_shift}$	Internal left shift series termination with calibration (25- $\Omega R_{S_left_shift}$ setting)	V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%

Table 10. OCT Calibration Accuracy Specifications for Arria V GZ Devices ⁽¹⁾—Preliminary (Part 2 of 2)

Note to Table 10:

(1) OCT calibration accuracy is valid at the time of calibration only.

Table 11 lists the Arria V GZ OCT without calibration resistance to PVT changes.

Table 11. 00	CT Without Calibration Resistance	e Tolerance Specifications	for Arria V GZ Devices— <i>Preliminary</i>
--------------	-----------------------------------	----------------------------	--

Crumbal	Description	Conditions	Resistance	Ilnit	
Symbol	Description	Conditions	C3, I3L	C4, I4	Unit
25-Ω R, 50-Ω R _S	Internal series termination without calibration (25- Ω setting)	$V_{CCIO} = 3.0$ and 2.5 V	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCI0} = 1.8 and 1.5 V	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCI0} = 1.2 V	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCI0} = 1.8 and 1.5 V	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCI0} = 1.2 V	±50	±50	%
100-Ω R _D	Internal differential termination (100- Ω setting)	V _{CCI0} = 2.5 V	±25	±25	%

Table 12 lists the OCT variation with temperature and voltage after power-up calibration. Use Table 12 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without re-calibration.

Equation 1. OCT Variation Without Re-Calibration for Arria V GZ Devices ^{(1), (2), (3), (4), (5), (6)}_*Preliminary*

$$R_{OCT} = R_{SCAL} \left(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \right)$$

Notes to Equation 1:

- (1) The R_{OCT} value shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V_{CCIO} at power-up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of R_{SCAL} with voltage.

Table 12 lists the on-chip termination variation after power-up calibration.

Table 12. OCT Variation after Power-Up Calibration for Arria V GZ Devices (1)—Preliminary

Symbol	Description	V _{CCIO} (V)	Typical	Unit
		3.0	0.0297	
		2.5	0.0344	
dR/dV	OCT variation with voltage without re-calibration	1.8	0.0499	%/mV
		1.5	0.0744	
		1.2	0.1241	
dR/dT		3.0	0.189	
		2.5	0.208	
	OCT variation with temperature without re-calibration	1.8	0.266	%/°C
		1.5	0.273	7
		1.2	0.317	

Note to Table 12:

(1) Valid for a V_{CCI0} range of $\pm 5\%$ and a temperature range of 0° to 85°C.

Pin Capacitance

Table 13 lists the Arria V GZ pin capacitance.

Table 13. Pin Capacitance for Arria V GZ Devices—Preliminary

Symbol	Description		Unit
C _{IOTB}	Input capacitance on the top and bottom I/O pins	5.5	рF
C _{IOLR}	Input capacitance on the left and right I/O pins	5.5	pF
C _{OUTFB}	Input capacitance on dual-purpose clock output and feedback pins	5.5	рF

Hot Socketing

Table 14 lists the hot socketing specifications for Arria V GZ devices.

Table 14. Hot Sock	ceting Specification	s for Arria V GZ Devices-	-Preliminary
--------------------	----------------------	---------------------------	--------------

Symbol	Description	Maximum
I _{IOPIN (DC)}	DC current per I/O pin	300 μA
I _{IOPIN (AC)}	AC current per I/O pin	8 mA ⁽¹⁾
I _{XCVR-TX (DC)} (2)	DC current per transceiver transmitter pin	100 mA
I _{XCVR-RX (DC)} (2)	DC current per transceiver receiver pin	50 mA

Notes to Table 14:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

(2) These specifications are preliminary.

Internal Weak Pull-Up Resistor

Table 15 lists the weak pull-up resistor values for Arria V GZ devices.

Table 15. Internal W	eak Pull-Up Resistor	for Arria V GZ Devices (^{1), (2)} — Preliminary
----------------------	----------------------	--------------------------	---

Symbol	Description	V _{CCIO} Conditions (V) ⁽³⁾	Value ⁽⁴⁾	Unit
Value of the I/O pin pull-up resistor before and during R _{PU} configuration, as well as user mode if you enable the		3.0 ±5%	25	kΩ
	2.5 ±5%	25	kΩ	
		1.8 ±5%	25	kΩ
		1.5 ±5%	25	kΩ
		1.35 ±5%	25	kΩ
		1.25 ±5%	25	kΩ
		1.2 ±5%	25	kΩ

Notes to Table 15:

(1) All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins.

(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k Ω .

- (3) The pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .
- (4) These specifications are valid with a $\pm 10\%$ tolerance to cover changes over PVT.

I/O Standard Specifications

Table 16 through Table 21 list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Arria V GZ devices. The V_{OL} and V_{OH} values are valid at the corresponding I_{OH} and I_{OL}, respectively.

For an explanation of the terms used in Table 16 through Table 21, refer to "Glossary" on page 47.

I/O		V _{ccio} (V)		V	(V)	VIH	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{oh}
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÄ)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	$V_{CCI0} - 0.2$	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCI0}$	V _{CCI0} + 0.3	0.45	V _{CCI0} – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCI0}$	V _{CCI0} + 0.3	$0.25 \times V_{CCI0}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V _{CCI0} + 0.3	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCI0}$	2	-2

Table 16. Single-Ended I/O Standards for Arria V GZ Devices—Preliminary

Table 17. S	Single-Ended SSTL	., HSTL, and HSUL I/O Referen	ce Voltage Specifications fo	or Arria V GZ Devices—	-Preliminary
		, . ,	· · · J · · J · · · · · · · ·		

1/0 Stendard		V _{ccio} (V)			V _{REF} (V)			V _{TT} (V)	
I/O Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5\times V_{\text{CCIO}}$	$0.51 \times V_{CCIO}$	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5\times V_{\text{CCIO}}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCI0}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5\times V_{\text{CCIO}}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5\times V_{\text{CCIO}}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCI0}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$
SSTL-12 Class I, II	1.14	1.20	1.26	$0.49 \times V_{CCIO}$	$0.5\times V_{\text{CCIO}}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCI0}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V _{CCI0} /2	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CCI0} /2	_
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5\times V_{\text{CCIO}}$	$0.53 \times V_{CCIO}$	_	V _{CCI0} /2	_
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5\times V_{\text{CCIO}}$	$0.51 \times V_{CCIO}$	—	—	_

1/0 Stondard	V _{IL(D}	_{C)} (V)	V _{IH(D}	_{C)} (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{oh} (V)	L (mA)	I (m A)
I/O Standard	Min	Max	Min	Max	Max	Min	Max	Min	I _{ol} (mA)	I _{oh} (mA)
SSTL-2 Class I	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCI0} + 0.3	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} – 0.608	V _{TT} + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} – 0.81	V _{TT} + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} – 0.25	V _{REF} + 0.25	V _{TT} – 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCI0} + 0.3	V _{REF} – 0.25	V _{REF} + 0.25	0.28	V _{CCI0} – 0.28	13.4	-13.4
SSTL-15 Class I		V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	V _{REF} + 0.175	$0.2 \times V_{CCI0}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	V _{REF} + 0.175	$0.2 \times V_{CCI0}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135 Class I, II	_	V _{REF} – 0.09	V _{REF} + 0.09	_	V _{REF} – 0.16	V _{REF} + 0.16	TBD (1)	TBD (1)	TBD (1)	TBD (1)
SSTL-125 Class I, II		V _{REF} – 0.85	V _{REF} + 0.85	_	V _{REF} – 0.15	V _{REF} + 0.15	TBD (1)	TBD (1)	TBD (1)	TBD (1)
SSTL-12 Class I, II		V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.15	V _{REF} + 0.15	TBD (1)	TBD (1)	TBD (1)	TBD (1)
HSTL-18 Class I		V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCI0} – 0.4	8	-8
HSTL-18 Class II		V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCI0} – 0.4	16	-16
HSTL-15 Class I		V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCI0} – 0.4	8	-8
HSTL-15 Class II		V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCI0} – 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$0.25 \times V_{CCI0}$	$0.75 \times V_{CCI0}$	8	-8
HSTL-12 Class II	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$0.25 \times V_{CCI0}$	$0.75 \times V_{CCI0}$	16	-16
HSUL-12		V _{REF} - 0.13	V _{REF} + 0.13	_	V _{REF} – 0.22	V _{REF} + 0.22	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	TBD (1)	TBD (1)

Table 18. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V GZ Devices—Preliminary

Note to Table 18:

(1) Pending silicon characterization.

Table 19. Differential SSTL I/O Standards for Arria V GZ Devices—*Preliminary (Part 1 of 2)*

I/O Standard		V _{ccio} (V)		V _{SWIN}	_{G(DC)} (V)		V _{X(AC)} (V)		V _{SWING(AC)} (V)		
i/u ətanuaru	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V _{CCI0} + 0.6	V _{CCI0} /2 – 0.2	_	V _{CCIO} /2 + 0.2	0.62	V _{CCI0} + 0.6	
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V _{CCI0} + 0.6	V _{CCIO} /2 – 0.175	_	V _{CCIO} /2 + 0.175	0.5	V _{CCI0} + 0.6	

1/0 Standard		V _{ccio} (V)		V _{SWIN}	_{G(DC)} (V)		V _{X(AC)} (V)		V _{SWING(AC)} (V)		
I/O Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(2)	V _{CCI0} /2- 0.15	_	V _{CCI0} /2 + 0.15	0.35	_	
SSTL-135 Class I, II	1.283	1.35	1.45	0.2	(2)	V _{CCI0} /2- 0.15	V _{CCI0} /2	V _{CCIO} /2 + 0.15	TBD (1)	TBD (1)	
SSTL-125 Class I, II	1.19	1.25	1.31	TBD (1)	(2)	V _{CCI0} /2- 0.15	V _{CCI0} /2	V _{CCIO} /2 + 0.15	TBD (1)	_	
SSTL-12 Class I, II	1.14	1.2	1.26	TBD (1)		V _{REF} -0.15	V _{CCI0} /2	V _{REF} + 0.15	-0.30	0.30	

Table 19. Differential SSTL I/O Standards for Arria V GZ Devices—Preliminary (Part 2 of 2)

Notes to Table 19:

(1) Pending silicon characterization.

(2) The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits $(V_{IH(DC)} \text{ and } V_{IL(DC)})$.

I/O		V _{ccio} (V)		V _{DIF(}	_{DC)} (V)		V _{X(AC)} (V)			V _{CM(DC)} (V)	V _{DIF(/}	_{AC)} (V)
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2		0.78	_	1.12	0.78	_	1.12	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.68	_	0.9	0.68	_	0.9	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCI0} + 0.3	_	$0.5 \times V_{CCIO}$	_	$0.4 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.6 \times V_{CCIO}$	0.3	V _{CCI0} + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 × V _{CCI0} – 0.12	$0.5 \times V_{CCIO}$	0.5 × V _{CCI0} + 0.12	$0.4 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.6 \times V_{CCIO}$	0.44	0.44

 Table 21. Differential I/O Standard Specifications for Arria V GZ Devices—Preliminary (Part 1 of 2)

I/O Standard	V	;cio (V)	(9)	V _{ID} (mV) ⁽⁷⁾			V _{ICM(DC)} (V)			V _{od} (V) ⁽⁶⁾			V _{OCM} (V) ⁽⁶⁾		
iju Stanuaru	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	Trar	nsmitte						of the high-s I/O pin speci							For
2.5 V LVDS	2.375	2.5	2.625	100	V _{CM} =	_	0.05	D _{MAX} ≤ 700 Mbps	1.8	0.247	_	0.6	1.125	1.25	1.375
(1)	2.375	2.0	2.025	100	1.25 V	_	1.05	D _{MAX} > 700 Mbps	1.55	0.247	_	0.6	1.125	1.25	1.375
BLVDS (5)	2.375	2.5	2.625	100	_	—	—	—	_	_	_	_	_	_	—
RSDS (HIO)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.3	_	1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) ⁽³⁾	2.375	2.5	2.625	200	_	600	0.4	_	1.325	0.25	_	0.6	1	1.2	1.4

I/O Standard	Va	;cio (V)	(9)	V _{ID} (mV) ⁽⁷⁾			V _{ICM(DC)} (V)			V _{od} (V) ⁽⁶⁾			V _{OCM} (V) ⁽⁶⁾		
i/U Stailualu	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVPECL ^{(8), (4)}	2.375	2.5	2.625	300	_		0.6	D _{MAX} ≤ 700 Mbps	1.8	_	_	_		_	_
	2.375	2.5	2.625	300	_	_	1	D _{MAX} > 700 Mbps	1.6	_	_	_	_	_	—

Table 21. Differential I/O Standard Specifications for Arria V GZ Devices—Preliminary (Part 2 of 2)

Notes to Table 21:

- (1) For optimized LVDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.
- (2) For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.
- (3) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.
- (4) For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.
- (5) There are no fixed V_{ICM}, V_{OD}, and V_{OCM} specifications for BLVDS. They depend on the system topology.

(6) RL range: $90 \le RL \le 110 \Omega$.

- (7) The minimum VID value is applicable over the entire common mode range, VCM.
- (8) LVPECL is only supported on dedicated clock input pins.
- (9) Differential inputs are powered by VCCPD which requires 2.5 V.

Power Consumption

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus[®] II PowerPlay Power Analyzer feature.

You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Switching Characteristics

This section provides performance characteristics of the Arria V GZ core and periphery blocks.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 22 lists the Arria V GZ transceiver specifications.

Table 22.	Transceiver Specifications for Arria V GZ Devices ⁽¹⁾ — <i>Preliminary</i>	(Part 1 of 5)
-----------	---	---------------

Symbol/	Conditions	Tran	sceiver Grade		Trai	nsceiver Grade (Unit	
Description		Min	Тур	Max	Min	Тур	Max		
Reference Clock									
Supported I/O Standards	Dedicated reference clock pin	1.2		L, 1.4-V P(erential LV			., 2.5-V PC I HCSL	ML,	
	RX reference clock pin	1.4-V	PCML, 1	.5-V PCM	L, 2.5-V	PCML, Ľ	VPECL, an	d LVDS	
Input Reference Clock Frequency (CMU PLL) ⁽⁶⁾	_	40	_	710	40	_	710	MHz	
Input Reference Clock Frequency (ATX PLL) ⁽⁶⁾	_	100	_	710	100	_	710	MHz	
Rise time	20% to 80%			250	—		250	20	
Fall time	80% to 20%		_	250	—		250	ps	
Duty cycle	—	45	_	55	45	_	55	%	
Spread-spectrum modulating clock frequency	PCI Express [®] (PCIe [®])	30	_	33	30	_	33	kHz	
Spread-spectrum downspread	PCIe	_	0 to -0.5	_	_	0 to -0.5	_	%	
On-chip termination resistors	—		100	—	_	100	—	Ω	
Absolute V _{MAX}	Dedicated reference clock pin	_	_	1.6	_	_	1.6	V	
	RX reference clock pin	—	—	1.2	—	—	1.2		
Absolute V _{MIN}	—	-0.4	—		-0.4		—	V	
Peak-to-peak differential input voltage	_	200		1600	200		1600	mV	

Symbol/	Conditions	Trar	sceiver Grade 2		Trai	nsceiver Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	
V _{ICM} (AC coupled)	Dedicated reference clock pin	1000/900/850 ⁽²⁾		50 ⁽²⁾	1000/900/850 (2)			mV
	RX reference clock pin		TBD			TBD		mV
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	mV
	100 Hz			-70			-70	dBc/Hz
	1 kHz			-90			-90	dBc/Hz
Transmitter REFCLK Phase Noise (622 MHz) ⁽¹⁷⁾	10 kHz			-100			-100	dBc/Hz
	100 kHz		_	-110		_	-110	dBc/Hz
	≥1 MHz		_	-120		_	-120	dBc/Hz
Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁴⁾	10 kHz to 1.5 MHz (PCle)	_	_	3	_	_	3	ps (rms)
R _{REF}			1800 ±1%	_	_	1800 ±1%	_	Ω
Transceiver Clocks			L					L
fixedclk clock frequency	PCIe Receiver Detect	_	100 or 125	_	_	100 or 125	_	MHz
Reconfiguration clock (mgmt_clk_clk) frequency	_	100	_	125	100	_	125	MHz
Receiver								
Supported I/O Standards	1.4-V PCM	IL, 1.5-V	PCML, 2	2.5-V PCM	L, LVPE(CL, and L	VDS	
Data rate (Standard PCS) (7)	—	600		9900	600		8800	Mbps
Data rate (10G PCS) (7)	—	600	_	12500	600	_	10312.5	Mbps
Absolute V_{MAX} for a receiver pin (3)	_	_	_	1.2	_	_	1.2	V
Absolute $V_{\mbox{\scriptsize MIN}}$ for a receiver pin	—	-0.4		—	-0.4		—	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	_		_	1.6	_		1.6	V
Maximum peak-to-peak differential input voltage V _{ID} (diff	V _{CCR_GXB} = 1.0 V (V _{ICM} = 0.75 V)	_	_	1.8	_	_	1.8	V
p-p) after device configuration ⁽¹⁵⁾	$V_{CCR_{GXB}} = 0.85 V$ (V _{ICM} = 0.6 V)	_	_	2.4	_	_	2.4	V
Minimum differential eye opening at receiver serial input pins ⁽⁴⁾	_	85	_	_	85	_	_	mV

Table 22. Transceiver Specifications for Arria V GZ Devices ⁽¹⁾—*Preliminary* (Part 2 of 5)

Symbol/	Conditions	Trar	nsceiver Grade 2		Trai	nsceiver Grade		Unit
Description		Min	Тур	Max	Min	Тур	Max	
	85– Ω setting	_	85 ± 30%	_	_	85 ± 30%	_	Ω
Differential on-chip termination	100– Ω setting	_	100 ± 30%	_	_	100 ± 30%	_	Ω
resistors	120– Ω setting	_	120 ± 30%	_	_	120 ± 30%	_	Ω
	150- Ω setting	_	150 ± 30%	_	_	150 ± 30%	_	Ω
	$V_{CCR_{GXB}} = 0.85 V$ full bandwidth	_	600	_	_	600	_	mV
V (AC and DC counted)	$V_{CCR_{GXB}} = 0.85 V$ half bandwidth	_	600	_	_	600	_	mV
V _{ICM} (AC and DC coupled)	V _{CCR_GXB} = 1.0 V full bandwidth	_	700	_	_	700	_	mV
	V _{CCR_GXB} = 1.0 V half bandwidth	_	700	_	_	700	_	mV
t _{LTR} ⁽⁸⁾	—	—	—	10	—		10	μs
t _{LTD} ⁽⁹⁾	—	4	—		4	—	_	μs
t _{LTD_manual} ⁽¹⁰⁾	—	4	_		4		—	μs
t _{LTR_LTD_manual} ⁽¹¹⁾	—	15	_		15		—	μs
	Data rate: 600 Mbps to 1 Gbps	_	_	300	_	_	100	
CDR PPM Tolerance	Data rate: 1 Gbps to 6 Gbps	_	_	300	_	_	100	± PPM
	Data rate: \geq 6 Gbps	_	_	300	_	_	100	
Programmable equalization (AC Gain)	Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz)	_	_	16	_	_	16	dB
	DC gain setting = 0	—	0		_	0	—	dB
	DC gain setting = 1	—	2	_	-	2	—	dB
Programmable DC gain	DC gain setting = 2	—	4	—	—	4	—	dB
	DC gain setting = 3	—	6	—	—	6	—	dB
	DC gain setting = 4	—	8	—	-	8	—	dB
Transmitter								
Supported I/O Standards			1.4-V and	1.5-V PC	ML			
Data rate (Standard PCS)	—	600	_	9900	600		8800	Mbps
Data rate (10G PCS)	—	600	-	12500	600		10312.5	Mbps

Table 22. Transceiver Specifications for Arria V GZ Devices ⁽¹⁾—Preliminary</sup> (Part 3 of 5)

Symbol/ Description	Conditions	Tran	isceiver Grade 2		Trai	nsceiver Grade		_ Unit
Description		Min	Тур	Max	Min	Тур	Max	
	85-Ω setting	_	85 ± 20%	_		85 ± 20%	_	Ω
Differential on-chip termination	100- Ω setting	_	100 ± 20%	_	_	100 ± 20%	_	Ω
resistors	120- Ω setting	_	120 ± 20%	_	_	120 ± 20%	—	Ω
	150-Ω setting	_	150 ± 20%	_	_	150 ± 20%	—	Ω
V _{OCM} (AC coupled)	0.65-V setting	_	650		_	650	—	mV
V _{OCM} (DC coupled)	<=6.5 Gbps	_	650	—	_	650	—	mV
	>6.5 Gbps	—	650		—	650		mV
Rise time ⁽⁵⁾	_	30	_	160	30	_	160	ps
Fall time ⁽⁵⁾	_	30	—	160	30	—	160	ps
Intra-differential pair skew	Tx V _{CM} = 0.5 V and slew rate of 15 ps	_	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to-channel skew	x6 PMA bonded mode	_	_	120	_		120	ps
Inter-transceiver block transmitter channel-to-channel skew	xN PMA bonded mode	_	_	500	_	_	500	ps
CMU PLL	·							
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t _{pll_powerdown} ⁽¹²⁾		1			1	_		μs
t _{pll_lock} ⁽¹³⁾	—			10			10	μs
ATX PLL								
	VCO post-divider L = 2	8000	_	12500	8000	_	10312.5	Mbps
Supported data range	L = 4	4000		6600	4000		6600	Mbps
	L = 8 ⁽¹⁶⁾	1000		3300	1000		3300	Mbps
t _{pll_powerdown} ⁽¹²⁾	-	1	—	—	1	—	—	μs
t _{pll_lock} ⁽¹³⁾	—	—	—	10	—	—	10	μs
fPLL								
Supported data range	_	600	_	3250	600	—	3250	Mbps
t _{pll_powerdown} ⁽¹²⁾	—	1			1	_	_	μs

Table 22. Transceiver Specifications for Arria V GZ Devices ⁽¹⁾—Preliminary (Part 4 of 5)

Table 22.	Transceiver S	pecifications	for Arria V	GZ Devices	⁽¹⁾ —Preliminary	(Part 5 of 5)
-----------	---------------	---------------	-------------	-------------------	-----------------------------	---------------

Symbol/ Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
Description		Min	Тур	Max	Min	Тур	Max	
t _{pll_lock} ⁽¹³⁾	_	—		10		_	10	μs

Notes to Table 22:

- (2) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (5) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (6) The input reference clock frequency options depend on the data rate and the device speed grade.
- (7) The line data rate may be limited by PCS-FPGA interface speed grade.
- (8) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (9) t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (10) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (11) $t_{\text{LTR_LTD_manual}}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (12) $t_{pll_powerdown}$ is the PLL powerdown minimum pulse width.
- (13) toll lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.
- (14) To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz × 100/f.
- (15) The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to 4 × (absolute V_{MAX} for receiver pin V_{ICM}).
- (16) This clock can be further divided by central or local clock dividers making it possible to use ATX PLL for data rates < 1 Gbps. For more information about ATX PLLs, refer to the *Transceiver Clocking in Arria V Devices* chapter and the *Dynamic Reconfiguration in Arria V Devices* chapter.
- (17) To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).

Table 23 shows the maximum transmitter data rate for the clock network.

	ATX PLL			CMU PLL ⁽²⁾			fPLL		
Clock Network	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
x1 ⁽³⁾	12.5	—	6	12.5	—	6	3.125	—	3
x6 ⁽³⁾	—	12.5	6	—	12.5	6	—	3.125	6
x6 PLL Feedback ⁽⁴⁾	_	12.5	Side- wide	—	12.5	Side- wide	_	—	—
xN (PCle)	—	8.0	8	—	5.0	8	—	—	—

Table 23. Clock Network Maximum Data Rate Transmitter Specifications ⁽¹⁾ (Part 1 of 2)

⁽¹⁾ Speed grades shown in Table 22 refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

		ATX PLL			CMU PLL ⁽²⁾			fPLL		
Clock Network	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non- bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	
VN (Native DHV ID)	8.0	8.0	Up to 13 channels above and below PLL	7.99	7.99	Up to 13 channels above	3.125	3.125	Up to 13 channels above	
xN (Native PHY IP) -		8.01 to 9.8304	Up to 7 channels above and below PLL	7.99	7.99	and below PLL	3.123	0.120	and below PLL	

Table 23. Clock Network Maximum Data Rate Transmitter Specifications ⁽¹⁾ (Part 2 of 2)

Notes to Table 23:

(1) Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

(2) ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

(3) Channel span is within a transceiver bank.

(4) Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Table 24 shows the approximate maximum data rate using the standard PCS.

Mode ⁽¹⁾	Transceiver	PMA Width	20	20	16	16	10	10	8	8
WOULD IN	Speed Grade	PCS/Core Width	40	20	32	16	20	10	16	8
FIFO	2	C3, I3L core speed grade	9.9	9	7.84	7.2	5.3	4.7	4.24	3.76
3	C4, I4 core speed grade	8.8	8.2	7.2	6.56	4.8	4.3	3.84	3.44	
Register	2	C3, I3L core speed grade	9.9	9	7.92	7.2	4.9	4.,5	3.92	3.6
TEGISLEI	3	C4, I4 core speed grade	8.8	8.2	7.04	6.56	4.4	4.1	3.52	3.28

Table 24. Standard PCS Approximate Maximum Date Rate (Gbps) for Arria V GZ Devices ⁽²⁾—Preliminary

Notes to Table 24:

(1) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

(2) The maximum data rate is also constrained by the transceiver speed grade. Refer to Table 1 on page 1 for the transceiver speed grade.

Table 25 shows the approximate maximum data rate using the 10G PCS

Mede (1)	Transceiver	PMA Width	64	40	40	40	32	32
Mode ⁽¹⁾	Speed Grade	PCS Width	64	66/67	50	40	64/66/67	32
ELEO	2	C3, I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88
	FIFO 3	C4, I4 core speed grade	10.3125	10.3125	10.69	10.3125	9.92	9.92
Register	2	C3,I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88
neyisiei	3	C4, I4 core speed grade	10.3125	10.3125	10.69	10.3125	9.92	9.92

Table 25. 10G PCS Approximate Maximum Data Rate (Gbps) for Arria V GZ Devices—Preliminary

Note to Table 25:

(1) The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Symbol	V _{oD} Setting	V _{od} Value (mV)	V _{op} Setting	V _{op} Value (mV)
	0 (1)	0	32	640
	1 ⁽¹⁾	20	33	660
	2 (1)	40	34	680
	3 (1)	60	35	700
	4 (1)	80	36	720
	5 (1)	100	37	740
	6	120	38	760
	7	140	39	780
	8	160	40	800
	9	180	41	820
	10	200	42	840
	11	220	43	860
	12	240	44	880
	13	260	45	900
	14	280	46	920
V differential peak to peak turical	15	300	47	940
\mathbf{V}_{OD} differential peak to peak typical	16	320	48	960
	17	340	49	980
	18	360	50	1000
	19	380	51	1020
	20	400	52	1040
	21	420	53	1060
	22	440	54	1080
	23	460	55	1100
	24	480	56	1120
	25	500	57	1140
	26	520	58	1160
	27	540	59	1180
	28	560	60	1200
	29	580	61	1220
	30	600	62	1240
	31	620	63	1260

Table 26 shows the VOD settings for the Arria V GZ channel.

Table 26. Typical V_{oD} Setting for Arria V GZ Channel, TX Termination = 100 Ω $^{(2)}$ —Preliminary

Notes to Table 26:

(1) If TX termination resistance = 100Ω , this VOD setting is illegal.

(2) The tolerance is +/-20% for all VOD settings except for settings 2 and below.

Figure 1 shows the Stratix V AC gain curves for Arria V GZ channels.




Figure 1. AC Gain Curves for Arria V GZ Channels (full bandwidth)

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks, configuration, and JTAG specifications.

Clock Tree Specifications

Table 27 lists the clock tree specifications for Arria V GZ devices.

Table 27. Clock Tree Per	formance for Arria V	/ GZ Devices—	<i>Preliminary</i>
--------------------------	----------------------	---------------	--------------------

Symbol	Perfor	Unit	
Symbol	C3, I3L	C4, I4	UIIIL
Global and Regional Clock	650	580	MHz
Periphery Clock	500	500	MHz

PLL Specifications

Table 28 lists the Arria V GZ PLL specifications when operating in both the commercial junction temperature range (0° to 85° C) and the industrial junction temperature range (-40° to 100° C).

Table 28. PLL Specifications for Arria V GZ Devices—Preliminary (Part 1 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (C1, C2, I2 speed grade)	5	—	800	MHz
f _{IN} ⁽¹⁾	Input clock frequency (C3, I3 speed grade)	5	_	700	MHz
	Input clock frequency (C4, I4 speed grade)	5	_	650	MHz
f _{INPFD}	Input frequency to the PFD	5	—	325	MHz
f _{finpfd}	Fractional Input clock frequency to the PFD	50		160	MHz
	PLL VCO operating range (C1, C2, I2 speed grade)	600	_	1600	MHz
f _{VC0} ⁽⁹⁾	PLL VCO operating range (C3, I3 speed grade)	600	_	1600	MHz
	PLL VCO operating range (C4, I4 speed grade)	600	_	1300	MHz
t _{einduty}	Input clock or external feedback clock input duty cycle	40	_	60	%
	Output frequency for an internal global or regional clock (C1, C2, I2 speed grade)	_		717	MHz
f _{OUT} (2)	Output frequency for an internal global or regional clock (C3, I3 speed grade)	_	—	650	MHz
	Output frequency for an internal global or regional clock (c4, l4 speed grade)	_	_	580	MHz
	Output frequency for an external clock output (C1, C2, I2 speed grade)	_	_	800	MHz
f _{OUT_EXT} ⁽²⁾	Output frequency for an external clock output (C3, I3 speed grade)	_	_	667	MHz
	Output frequency for an external clock output (C4, I4 speed grade)	_	—	533	MHz
t _{outduty}	Duty cycle for a dedicated external clock output (when set to 50%)	45	50	55	%
t _{FCOMP}	External feedback clock compensation time	_	—	10	ns
f _{dyconfigclk}	Dynamic Configuration Clock	_	—	100	MHz
t _{LOCK}	Time required to lock from the end-of-device configuration or deassertion of areset	_	—	1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	—	1	ms
	PLL closed-loop low bandwidth		0.3	_	MHz
f _{CLBW}	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth (7)	—	4	—	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift		—	±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	10	—	—	ns
	Input clock cycle-to-cycle jitter (f _{REF} >= 100 MHz)	_	—	0.15	UI (p-p)
t _{INCCJ} ⁽³⁾ , ⁽⁴⁾	Input clock cycle-to-cycle jitter (f _{REF} < 100 MHz)	-750	_	+750	ps (p-p)

Symbol	Parameter	Min	Тур	Max	Unit
+ (5)	Period Jitter for dedicated clock output in integer PLL $(f_{OUT} \ge 100 \text{ MHz})$	_	_	175	ps (p-p)
t _{OUTPJ_DC} ⁽⁵⁾	Period Jitter for dedicated clock output in integer PLL $(f_{OUT} < 100 \text{ Mhz})$	_	_	17.5	mUI (p-p)
+ (5)	Period Jitter for dedicated clock output in fractional PLL (f _{OUT} >= 100 MHz)	_	_	250 ⁽¹⁰⁾ , 175 ⁽¹¹⁾	ps (p-p)
t _{foutpj_dc} ⁽⁵⁾	Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz)	_	_	25 ⁽¹⁰⁾ , 17.5 ⁽¹¹⁾	mUI (p-p)
+ (5)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} >= 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{outccj_dc} ⁽⁵⁾	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f_{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
+ (5)	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} >= 100 \text{ MHz}$)	_	_	250 ⁽¹⁰⁾ , 175 ⁽¹¹⁾	ps (p-p)
t _{foutccj_dc} ⁽⁵⁾	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f_{OUT} < 100 MHz)	_	_	25 ⁽¹⁰⁾ , 17.5 ⁽¹¹⁾	mUI (p-p)
↓ (5) (8)	Period Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} >= 100 \text{ MHz}$)		_	600	ps (p-p)
t _{outpj_io} ⁽⁵⁾ , ⁽⁸⁾	Period Jitter for a clock output on a regular I/O in integer PLL (f _{OUT} < 100 MHz)		_	60	mUI (p-p)
t _{foutpj_10} ⁽⁵⁾ ,	Period Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} >= 100 \text{ MHz}$)		_	600	ps (p-p)
(8), (10)	Period Jitter for a clock output on a regular I/O in fractional PLL (f _{OUT} < 100 MHz)	_	_	60	mUI (p-p)
+	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} >= 100 \text{ MHz}$) ⁽⁵⁾ , ⁽⁸⁾	_	_	600	ps (p-p)
t _{outccj_io}	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} < 100$ MHz) ⁽⁵⁾ , ⁽⁸⁾ , ⁽¹⁰⁾	_	_	60	mUI (p-p)
•	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} >= 100 \text{ MHz}$) ⁽⁵⁾ , ⁽⁸⁾ , ⁽¹⁰⁾	_	_	600	ps (p-p)
t _{FOUTCCJ_IO}	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz) ⁽⁵⁾ , ⁽⁸⁾	_	_	60	mUI (p-p)
t _{casc_outpj_dc} (Period Jitter for a dedicated clock output in cascaded PLLs ($f_{OUT} >= 100 \text{ MHz}$)	_	_	175	ps (p-p)
5), (6)	Period Jitter for a dedicated clock output in cascaded PLLS (f_{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
dK _{BIT}	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits
k _{VALUE}	Numerator of Fraction	128	8388608	2147483648	—

Table 20. FLL Specifications for Arria V 02 Devices—Fremminary (Fail 2 of S)	Table 28.	PLL Specifications for Arria V GZ Devices—Pro	eliminary (Part 2 of 3)
--	-----------	---	-------------	--------------

Symbol	Parameter	Min	Tun	Max	Unit
Syllibul	r ai ailietei	IAILII	Тур	Iviax	Unit
f _{RES}	Resolution of VCO frequency (f _{INPFD} = 100 MHz)	390625	5.96	0.023	Hz

Table 28. PLL Specifications for Arria V GZ Devices—Preliminary (Part 3 of 3)

Notes to Table 28:

(1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

(2) This specification is limited by the lower of the two: I/O f_{MAX} or f_{OUT} of the PLL.

(3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.</p>

(4) The f_{REF} is fIN/N specification applies when N = 1.

(5) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 41 on page 34.

(6) The cascaded PLL specification is only applicable with the following condition:
 a. Upstream PLL: 0.59Mhz ≤ Upstream PLL BW < 1 MHz
 b. Downstream PLL: Downstream PLL BW > 2 MHz

(7) High bandwidth PLL settings are not supported in external feedback mode.

(8) The external memory interface clock output jitter specifications use a different measurement method, which is available in Table 39 on page 33.
(9) The VCO frequency reported by the Quartus II software in the PLL Usage Summary section of the compilation report takes into consideration

the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification. (10) This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05–0.95 must be \geq 1000 MHz.

(11) This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.

DSP Block Specifications

Table 29 lists the Arria V GZ DSP block performance specifications.

Table 29. DSP Block Performance	Specifications for Arria V GZ Devices–	<i>–Preliminary</i> (Part 1 of 2)

10 . 4	Performa			
Mode	C3, I3L	C4	14	Unit
Modes using One DSP Block			1	
Three 9 × 9	480	4	20	MHz
One 18 × 18	480	420	400	MHz
Two partial 18×18 (or 16×16)	480	420	400	MHz
One 27 × 27	400	3	50	MHz
One 36 × 18	400	3	50	MHz
One sum of two 18×18 (One sum of two 16×16)	400	350		MHz
One sum of square	400	350		MHz
One 18×18 plus $36 (a \times b) + c$	400	350		MHz
Modes using Two DSP Blocks				
Three 18 × 18	400	3	50	MHz
One sum of four 18 × 18	380	3	00	MHz
One sum of two 27 × 27	380	300	290	MHz
One sum of two 36 × 18	380	300		MHz
One complex 18 × 18	400	3	50	MHz
One 36 × 36	380	300		MHz
Modes using Three DSP Blocks		1		1
One complex 18 × 25	340	275	265	MHz

Mode	Performa	nce		Unit
Moue	C3, I3L	C4	14	UIII
Modes using Four DSP Blocks				
One complex 27 × 27	350	31	0	MHz

Table 29. DSP Block Performance Specifications for Arria V GZ Devices—*Preliminary* (Part 2 of 2)

Memory Block Specifications

Table 30 lists the Arria V GZ memory block specifications.

Table 30.	Memory Block Performance	e Specifications for Arria	V GZ Devices ^{(1),} (2)
-----------	--------------------------	----------------------------	----------------------------------

Memory	Mada	Resources Used		Performance				
memory	Mode	Mode ALUTs Memory C3 C4 I3L I4 all supported widths 0 1 500 450 500 450 port, x32/x64 width 0 1 400 315 400 315 port, x16 width 0 1 533 450 533 450 ported widths 0 1 500 450 500 450 ported widths 0 1 680 570 680 570 port, all supported 0 1 680 570 680 570 port with the write option set to Old 0 1 470 410 470 410	Unit					
	Single port, all supported widths	0	1	500	450	500	450	MHz
MLAB	Simple dual-port, x32/x64 width	0	1	400	315	400	315	MHz
IVILAD	Simple dual-port, x16 width	0	1	533	450	533	450	MHz
	ROM, all supported widths	0	1	500	450	500	450	MHz
	Single-port, all supported widths	0	1	680	570	680	570	MHz
	Simple dual-port, all supported widths	0	1	680	570	680	570	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	470	410	470	410	MHz
M20K	Simple dual-port with ECC enabled, 512 × 32	0	1	410	360	410	360	MHz
Block	Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32	0	1	520	470	520	470	MHz
	True dual port, all supported widths	0	1	680	570	680	570	MHz
	ROM, all supported widths	0	1	680	570	680	570	MHz
	Min Pulse Width (clock high time)	—	_	450	500	500	550	ps
	Min Pulse Width (clock low time)	[—	—	450	500	500	550	ps

Notes to Table 30:

(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F_{MAX}.

Temperature Sensing Diode Specifications

Table 31 lists the internal temperature sensing diode (TSD) specification.

Table 31. Internal Temperature Sensing Diode Specification—Preliminary

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
-40°C to 100°	±8°C ⁽¹⁾	No	1 MHz, 500 kHz	< 100 ms	8 bits	8 bits

Note to Table 31:

(1) Pending silicon characterization.

Table 32 lists the specifications for the Arria V GZ external temperature sensing diode.

Table 32.	External Te	mperature S	ensing Diode	Specifications	for Arria	V GZ Devices–	-Preliminary
-----------	--------------------	-------------	--------------	-----------------------	-----------	---------------	--------------

Description	Min	Тур	Max	Unit
I _{bias} , diode source current	8	—	200	μA
V _{bias,} voltage across diode	0.3	_	0.9	V
Series resistance	—	_	<1	Ω
Diode ideality factor	1.006	1.008	1.010	

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

The actual achievable frequency depends on design- and system-specific factors. You must perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 33 lists high-speed I/O timing for Arria V GZ devices.

Table 33. High-Speed I/O Specifications for Arria V GZ Devices ^{(1), (2)}—Preliminary (Part 1 of 3)

Symbol	Conditions	C3, I3L			C4, I4			Ilait
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
f _{HSCLK_in} (input clock frequency) True Differential I/O Standards	Clock boost factor $W = 1$ to 40 ⁽⁴⁾	5	_	625	5	_	525	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards ⁽³⁾	Clock boost factor $W = 1$ to 40 ⁽⁴⁾	5	_	625	5	_	525	MHz

	•	C3, I3L			C4, I4			
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(4)}$	5	_	420	5	_	420	MHz
f _{HSCLK_OUT} (output clock frequency)	—	5	_	625 ⁽⁵⁾	5	_	525 ⁽⁵⁾	MHz
Transmitter					•			
T 21/1 11/10	SERDES factor J = 3 to 10 (9), (10)	(6)	_	1250	(6)	_	1050	Mbps
True Differential I/O Standards - f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR Registers	(6)	_	(7)	(6)	_	(7)	Mbps
1410)	SERDES factor J = 1, uses SDR Register	(6)	_	(7)	(6)	_	(7)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) ⁽¹¹⁾	SERDES factor J = 4 to 10	(6)	_	840	(6)	_	840	Mbps
t _{x Jitter} - True Differential	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	160	_	_	160	ps
I/O Standards	Total Jitter for Data Rate < 600 Mbps	_	_	0.1	_	_	0.1	UI
t _{x Jitter} - Emulated Differential I/O Standards	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps		_	300	_	_	325	ps
with Three External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps		_	0.2	_	_	0.25	UI
t _{duty}	Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	%
	True Differential I/O Standards		_	200	_	_	200	ps
t _{RISE} & t _{FALL}	Emulated Differential I/O Standards with three external output resistor networks			250	_		300	ps
TCCS	True Differential I/O Standards		_	150	_	_	150	ps
1000	Emulated Differential I/O Standards		_	300	_	_	300	ps
Receiver								
True Differential I/O Standards - f _{HSDRDPA} (data rate)	SERDES factor J = 3 to 10 $^{(10)}$	150		1250	150		1050	Mbps

Table 33. High-Speed I/O Specifications for Arria V GZ Devices ^{(1), (2)}—Preliminary (Part 2 of 3)

Cumbal	Conditions	C3, I3L		C4, 14			11	
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
	SERDES factor J = 3 to 10	(6)		(8)	(6)	—	(8)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR Registers	(6)	_	(7)	(6)	_	(7)	Mbps
	SERDES factor J = 1, uses SDR Register	(6)	_	(7)	(6)	_	(7)	Mbps
DPA Mode								
DPA run length	—	_		10000	_		10000	UI
Soft CDR mode								
Soft-CDR ppm tolerance —		—		300	—		300	± ppm
Non DPA Mode								
Sampling Window	_	_		300			300	ps

Table 33. High-Speed I/O Specifications for Arria V GZ Devices (1), (2)-Preliminary (Part 3 of 3)

Notes to Table 33:

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) This only applies to DPA and soft-CDR modes.
- (4) Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.
- (5) This is achieved by using the **LVDS** clock network.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
- (9) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (10) The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.
- (11) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.

Figure 2 shows the dynamic phase alignment (DPA) lock time specifications with the DPA PLL calibration option enabled.




Figure 2. DPA Lock Time Specification with DPA PLL Calibration Enabled

Table 34 lists the DPA lock time specifications for Arria V GZ devices.

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions ⁽⁴⁾	Maximum
SPI-4	0000000001111111111	2	128	640 data transitions
Parallel Rapid I/O	00001111	2	128	640 data transitions
Falaliel hapiù 1/0	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
Miscellaneous	01010101	8	32	640 data transitions

Table 34.	DPA Lock Time S	pecifications for Arria	a V GZ Devices ^{(1),}	^{(2), (3)} —Preliminary
-----------	------------------------	-------------------------	--------------------------------	----------------------------------

Notes to Table 34:

(1) The DPA lock time is for one channel.

(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.

(3) The DPA lock time stated in this table applies to both commercial and industrial grade.

(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 3 shows the **LVDS** soft-clock data recovery (CDR)/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps.







Table 35 lists the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate \geq 1.25 Gbps.

Jitter	Sinusoidal Jitter (UI)	
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

Figure 4 shows the **LVDS** soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate < 1.25 Gbps.





DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 36 lists the DLL range specification for Arria V GZ devices. The DLL is always in 8-tap mode in Arria V GZ devices.

Table 36. DLL Range Specifications for Arria V GZ Devices (1)

Parameter	C3, I3L	C4, I4	Unit
DLL operating frequency range	300 - 890	300 - 890	MHz

Note to Table 36:

(1) Arria V GZ devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Table 37 lists the DQS phase offset delay per stage for Arria V GZ devices.

Table 37. DQS Phase Offset Delay Per Setting for Arria V GZ Devices (1), (2)-Preliminary

Speed Grade	Min	Мах	Unit
C3, I3L	7	15	ps
C4, I4	7	16	ps

Notes to Table 37:

(1) The typical value equals the average of the minimum and maximum values.

(2) The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -3 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 11 ps) ± 20 ps] = 735 ps ± 20 ps.

Table 38 lists the DQS phase shift error for Arria V GZ devices.

Number of DQS Delay Buffers	C3, I3L	C4, 14	Unit
1	28	30	ps
2	56	60	ps
3	84	90	ps
4	112	120	ps

Table 38. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS PSERR}) for Arria V GZ Devices ⁽¹⁾—Preliminary

Note to Table 38:

(1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -3 speed grade is ±84 ps or ±42 ps.

Table 39 lists the memory output clock jitter specifications for Arria V GZ devices.

 Table 39. Memory Output Clock Jitter Specification for Arria V GZ Devices (1), (2), (3)

Clock	Decemeter	Sumbol	C3, I3L		C4, I4		Init
Network	Parameter	Symbol	Min	Max	Min	Max	Unit
	Clock period jitter	$t_{\text{JIT}(\text{per})}$	-55	55	-55	55	ps
Regional	Cycle-to-cycle period jitter	t _{JIT(cc)}	-110	110	-110	110	ps
	Duty cycle jitter	t _{JIT(duty)}	-82.5	82.5	-82.5	82.5	ps
	Clock period jitter	$t_{\rm JIT(per)}$	-82.5	82.5	-82.5	82.5	ps
Global	Cycle-to-cycle period jitter	t _{JIT(cc)}	-165	165	-165	165	ps
	Duty cycle jitter	t _{JIT(duty)}	-90	90	-90	90	ps
	Clock period jitter	t _{JIT(per)}	-30	30	-35	35	ps
PHY Clock	Cycle-to-cycle period jitter	t _{JIT(cc)}	-60	60	-70	70	ps
	Duty cycle jitter	$t_{JIT(duty)}$	-45	45	-56	56	ps

Notes to Table 39:

(1) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.

(2) The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.

(3) The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

OCT Calibration Block Specifications


Table 40 lists the OCT calibration block specifications for Arria V GZ devices.

Table 40.	OCT Calibration	n Block Specification	s for Arria V GZ Device	s— <i>Preliminary</i>
-----------	-----------------	-----------------------	-------------------------	-----------------------

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by the OCT calibration blocks	_	—	20	MHz
T _{OCTCAL}	Number of OCTUSRCLK clock cycles required for OCT $\rm R_S/R_T$ calibration	_	1000	_	Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for the OCT code to shift out	_	32	_	Cycles
T _{RS_RT}	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT R_S and R_T (Figure 5)	_	2.5	_	ns

Figure 5 shows the timing diagram for the oe and dyn_term_ctrl signals.

Figure 5. Timing Diagram for oe and dyn_term_ctrl Signals



Duty Cycle Distortion (DCD) Specifications

Table 41 lists the worst-case DCD for Arria V GZ devices.

Table 41. Worst-Case DCD on Arria V GZ I/O Pins (1)—Preliminary

Symbol	C3	C3, I3L C4, I4		4, 14	Unit
Symbol	Min	Max	Min	Max	Unit
Output Duty Cycle	45	55	45	55	%

Note to Table 41:

(1) The DCD numbers do not cover the core clock network.

Configuration Specification

This section provides configuration specifications and timing for Arria V GZ devices.

POR Specifications

Table 42 lists the specifications for fast and standard POR for Arria V GZ devices.

Table 42. Fast and Standard POR Delay Specification for Arria V GZ Devices (1)

POR Delay	Minimum (ms)	Maximum (ms)
Fast	4	12 ⁽²⁾
Standard	100	300

Notes to Table 42:

(1) Select the POR delay based on the MSEL setting as described in the "Configuration Schemes for Arria V Devices" table in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter

The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize (2) after the POR trip.

JTAG Configuration Specifications

Table 43 lists the JTAG timing parameters and values for Arria V GZ devices.

Symbol	Description	Min	Max	Unit
t _{JCP}	TCK clock period	30	—	ns
t _{JCP}	TCK clock period	167 ⁽¹⁾	—	ns
t _{JCH}	TCK clock high time	14	—	ns
t _{JCL}	TCK clock low time	14	—	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	2	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	—	ns
t _{JPH}	JTAG port hold time	5	_	ns
t _{JPCO}	JTAG port clock to output	—	11 ⁽²⁾	ns
t _{JPZX}	JTAG port high impedance to valid output	_	14 ⁽²⁾	ns

JTAG port valid output to high impedance

Notes to Table 43:

t_{JPXZ}

(1) The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

(2) A 1-ns adder is required for each V_{CCI0} voltage step down from 3.0 V. For example, $t_{JPC0} = 12$ ns if V_{CCI0} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

14 (2)

ns

FPP Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Arria V GZ devices.

DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Table 44 lists the DCLK-to-DATA[] ratio for each combination.

Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio
	Disabled	Disabled	1
FPP ×8	Disabled	Enabled	1
FFF ×0	Enabled	Disabled	2
	Enabled	Enabled	2
	Disabled	Disabled	1
FPP ×16	Disabled	Enabled	2
	Enabled	Disabled	4
	Enabled	Enabled	4
	Disabled	Disabled	1
FPP ×32	Disabled	Enabled	4
TFF ×32	Enabled	Disabled	8
	Enabled	Enabled	8

Table 44. DCLK-to-DATA[] Ratio for Arria V GZ Devices (1)

Note to Table 44:

(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA [] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Arria V GZ devices use the additional clock cycles to decrypt and decompress the configuration data.

FPP Configuration Timing when DCLK to DATA[] = 1

Figure 6 shows the timing waveform for FPP configuration when using a MAX[®] II or MAX V device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

When you enable the decompression or design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8, FPP ×16, and FPP ×32. For the respective DCLK-to-DATA[] ratio, refer to Table 44.




Figure 6. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1 (1)

Notes to Figure 6:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) For FPP ×16, use DATA [15..0]. For FPP ×8, use DATA [7..0]. DATA [31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (6) To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high when the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, the INIT DONE goes low.

Table 45 lists the timing parameters for Arria V GZ devices for FPP configuration when the DCLK-to-DATA[] ratio is 1.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t _{CFG}	nCONFIG low pulse width	2		μS
t _{status}	nSTATUS low pulse width	268	1,506 ⁽²⁾	μS
t _{CF2ST1}	nCONFIG high to nSTATUS high	—	1,506 ⁽³⁾	μS
t _{CF2CK}	nCONFIG high to first rising edge on DCLK	1,506		μS
t _{ST2CK}	nSTATUS high to first rising edge of DCLK	2		μS
t _{DSU}	DATA [] setup time before rising edge on DCLK	5.5		ns
t _{DH}	DATA [] hold time after rising edge on DCLK	0		ns
t _{CH}	DCLK high time	$0.45\times 1/f_{MAX}$		S
t _{CL}	DCLK low time	$0.45\times 1/f_{MAX}$		S
t _{CLK}	DCLK period	1/f _{MAX}		S
f	DCLK frequency (FPP ×8/×16)	—	125	MHz
f _{MAX}	DCLK frequency (FPP ×32)	—	100	MHz
t _{CD2UM}	CONF_DONE high to user mode ⁽⁴⁾	175	437	μS
	gover power high to get weep enchlad	4 × maximum		
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	DCLK period		_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$\begin{array}{c} t_{\text{CD2CU}} + \\ (17,408 \times \text{CLKUSR} \\ \text{period})^{(5)} \end{array}$	_	_

Notes to Table 45:

- (1) Use these timing parameters when the decompression and design security features are disabled.
- (2) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
- (5) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

FPP Configuration Timing when DCLK to DATA[] > 1

Figure 7 shows the timing waveform for FPP configuration when using a MAX II device, MAX V device, or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.




Figure 7. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 ^{(1), (2)}

Notes to Figure 7:

- (1) To find out the DCLK-to-DATA [] ratio for your system, refer to Table 44 on page 36.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power-up, the Arria V GZ device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power-up, before and during configuration, CONF DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 44 on page 36.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [31..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 46 lists the timing parameters for Arria V GZ devices for FPP configuration when the DCLK-to-DATA [] ratio is more than 1.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t _{CFG}	nCONFIG low pulse width	2		μS
t _{status}	nSTATUS low pulse width	268	1,506 ⁽²⁾	μS
t _{CF2ST1}	nCONFIG high to nSTATUS high	—	1,506 ⁽³⁾	μS
t _{CF2CK}	nCONFIG high to first rising edge on DCLK	1,506		μS
t _{ST2CK}	nSTATUS high to first rising edge of DCLK	2		μS
t _{DSU}	DATA [] setup time before rising edge on DCLK	5.5		ns
t _{DH}	DATA [] hold time after rising edge on DCLK	N-1/f _{DCLK} (4)	_	S
t _{CH}	DCLK high time	$0.45 imes 1/f_{MAX}$	_	S
t _{CL}	DCLK low time	$0.45\times1/f_{MAX}$		S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
t	DCLK frequency (FPP ×8/×16)	—	125	MHz
f _{MAX}	DCLK frequency (FPP ×32)	—	100	MHz
t _R	Input rise time	—	40	ns
t _F	Input fall time	—	40	ns
t _{CD2UM}	CONF_DONE high to user mode ⁽⁵⁾	175	437	μS
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$\begin{array}{c} t_{\text{CD2CU}} + \\ (17,408 \times \text{CLKUSR} \\ \text{period})^{(6)} \end{array}$	_	_

Notes to Table 46:

- (1) Use these timing parameters when you use the decompression and design security features.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.
- (4) N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.
- (5) The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.
- (6) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

Figure 8 shows the timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.




Figure 8. AS Configuration Timing

Notes to Figure 8:

- (1) If you are using AS ×4 mode, this signal represents the AS DATA [3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from internal oscillator or CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 47 lists the timing parameters for AS x1 and AS x4 configurations in Arria V GZ devices.

Table 47. AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices (1), (2)—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
t _{CO}	DCLK falling edge to AS_DATA0/ASDO output		4	μS
t _{su}	Data setup time before falling edge on DCLK	1.5		ns
t _H	Data hold time after falling edge on DCLK	0		ns
t _{CD2UM}	CONF_DONE high to user mode ⁽³⁾	175	437	μS
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t_{CD2CU} + (17,408 × CLKUSR period)	_	_

Notes to Table 47:

(1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(2) t_{CF2CD}, t_{CF2ST0}, t_{CF2ST0}, t_{CF2ST0}, t_{CF2ST1}, timing parameters are identical to the timing parameters for PS mode listed in Table 49 on page 43.

(3) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

Table 48 lists the internal clock frequency specification for the AS configuration scheme.

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz
10.6	15.7	25.0	MHz
21.3	31.4	50.0	MHz
42.6	62.9	100.0	MHz

Table 48. DCLK Frequency Specification in the AS Configuration Scheme—*Preliminary* ^{(1), (2)}

Notes to Table 48:


(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Passive Serial Configuration Timing

Figure 9 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.

Figure 9. PS Configuration Timing Waveform ⁽¹⁾



Notes to Figure 9:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- (3) After power-up, before and during configuration, CONF_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Table 49 lists the PS configuration timing parameters for Arria V GZ devices.

Table 49. PS Timing Parameters for Arria V GZ Devices—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μS
t _{STATUS}	nSTATUS low pulse width	268	1,506 ⁽¹⁾	μS
t _{CF2ST1}	nCONFIG high to nSTATUS high	—	1,506 ⁽²⁾	μS
t _{CF2CK}	nCONFIG high to first rising edge on DCLK	1,506	_	μS
t _{ST2CK}	nSTATUS high to first rising edge of DCLK	2	_	μS
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA [] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	$0.45\times 1/f_{MAX}$	_	S
t _{CL}	DCLK low time	$0.45\times 1/f_{MAX}$	_	S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency	—	125	MHz
t _{CD2UM}	CONF_DONE high to user mode ⁽³⁾	175	437	μS
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$\begin{array}{c} t_{\text{CD2CU}} + \\ (17,408 \times \text{CLKUSR} \\ \text{period}) \end{array}$	_	_

Notes to Table 49:

(1) This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

(3) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(4) To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

Initialization

Table 50 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency.

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, FPP	12.5	
CLKUSR (1)	PS, FPP	125	17,408
CLKUSK (**	AS	100	

Note to Table 50:

(1) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

Configuration Files

Use Table 51 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Table 51 lists the uncompressed raw binary file (.rbf) sizes for Arria V GZ devices.

Table 51. Uncompressed .rbf Sizes for Arria V GZ Devices

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
	E1	137,598,720	562,208
Arrio V CZ	E3	137,598,720	562,208
Arria V GZ	E5	213,798,720	561,760
	E7	213,798,720	561,760

Table 52 lists the minimum configuration time estimates for Arria V GZ devices.

Table 52. Minimum Configuration Time Estimation for Arria V GZ Devices

Variant Member Code		Active Serial ⁽¹⁾			Fast Passive Parallel ⁽²⁾		
		Width	DCLK (MHz)	Min Config Time (ms)	Width	DCLK (MHz)	Min Config Time (ms)
	E1	4	100	344	32	100	43
Arria V GZ	E3	4	100	344	32	100	43
	E5	4	100	534	32	100	67
	E7	4	100	534	32	100	67

Notes to Table 52:

(1) DCLK frequency of 100 MHz using external CLKUSR.

(2) Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Remote System Upgrades Circuitry Timing Specification

Table 53 lists the timing parameter specifications for the remote system upgrade circuitry.

Table 53. Remote System Upgrade Circuitry Timing Specifications (Part 1 of 2)	Table 53.	Remote Sv	stem Upgrade	e Circuitrv	Timina S	Specifications	(Part 1 of 2)	
---	-----------	-----------	--------------	-------------	----------	----------------	---------------	--

Parameter	Minimum	Maximum	Unit	
f _{MAX_RU_CLK} ⁽¹⁾	—	40	MHz	
t _{RU_nCONFIG} ⁽²⁾	250	—	ns	

Parameter	Minimum	Maximum	Unit
t _{RU_nRSTIMER} ⁽³⁾	250	—	ns

 Table 53. Remote System Upgrade Circuitry Timing Specifications (Part 2 of 2)

Notes to Table 53:

- (1) This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE_UPDATE megafunction, the clock user-supplied to the ALTREMOTE_UPDATE megafunction must meet this specification.
- (2) This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. refer to the "Remote System Upgrade State Machine" section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

User Watchdog Internal Oscillator Frequency Specification

Table 54 lists the frequency specifications for the user watchdog internal oscillator.

Table 54. User Watchdog Internal Oscillator Frequency Specifications—*Preliminary*

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

 You can download the Excel-based I/O Timing spreadsheet from the Arria V Devices Documentation webpage.

Programmable IOE Delay

Table 55 lists the Arria V GZ IOE programmable delay settings.

lable 55.	IUE Programmabl	e Delay for Arria	V GZ Devices (Part 1 of 2)

Parameter ⁽¹⁾	Available	Min Offset ⁽²⁾	Fast	Model		Slow	Model		Unit
Settings		Industrial	Commercial	C3	C4	I3L	14	Unit	
D1	63	0	0.464	0.493	0.924	1.011	0.921	1.006	ns
D2	31	0	0.230	0.244	0.459	0.503	0.456	0.500	ns
D3	7	0	1.587	1.699	2.992	3.192	3.047	3.257	ns
D4	63	0	0.464	0.492	0.924	1.011	0.920	1.006	ns
D5	63	0	0.464	0.493	0.924	1.011	0.921	1.006	ns

⁽³⁾ This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

Parameter ⁽¹⁾	Available	Min Offset ⁽²⁾	Fast	Model		Slow	Model		llnit
	arameter (* Settings	WIII UIISEL (~/	Industrial	Commercial	C3	C4	I3L	14	Unit
D6	31	0	0.229	0.244	0.458	0.503	0.456	0.499	ns

Table 55. IOE Programmable Delay for Arria V GZ Devices (Part 2 of 2)

Notes to Table 55:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

Programmable Output Buffer Delay

Table 56 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

Table 56. Programmable Output Buffer Delay for Arria V GZ Devices (1), (2)—Preliminary

Symbol	Parameter	Typical	Unit
D _{outbuf}		0 (default)	ps
	Rising and/or falling edge delay	50	ps
		100	ps
		150	ps

Notes to Table 56:

(1) Pending the Quartus II software extraction.

(2) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

Glossary

Table 57 lists the glossary for this chapter.

Table 57. Glossary (Part 1 of 4)

Letter	Subject	Definitions	
А В С	_		
D	Differential I/O Standards	Receiver Input Waveforms Single-Ended Waveform VID Positive Channel (p) = V _H Negative Channel (n) = V _{IL} Ground Differential Waveform VID VID VID P - n = 0 V Transmitter Output Waveforms Single-Ended Waveform VOD VOD VOD Positive Channel (p) = V _{OL} Ground	
E	—	_	
F	f _{hsdr} f _{hsdr} f _{hsdrdpa}	Left and right PLL input clock frequency. High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA. High-speed I/O block—Maximum and minimum LVDS data transfer rate	
G Н		(f _{HSDRDPA} = 1/TUI), DPA.	

Table 57. Glossary (Part 2 of 4)

Letter	Subject	Definitions
J	J JTAG Timing Specifications	High-speed I/O block—Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS $\qquad \qquad \qquad$
K L M N O	_	
Р	PLL Specifications	Diagram of PLL Specifications (1)
Q		
R	RL	Receiver differential input discrete resistor (external to the Arria V GZ device).

Table 57. Gl	ossary (F	Part 3 of 4)
--------------	-----------	--------------

Letter	Subject	Definitions		
	SW (sampling window)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS RSKM		
S	Single-ended voltage referenced I/O standard	The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: Single-Ended Voltage Referenced I/O Standard		
	t _c	High-speed receiver and transmitter input and output clock period.		
	TCCS (channel- to-channel-skew)	The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table).		
	t _{duty}	High-speed I/O block—Duty cycle on the high-speed transmitter output clock.		
т		Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_c/w$)		
	t _{FALL}	Signal high-to-low transition time (80-20%) Cycle-to-cycle jitter tolerance on the PLL clock input.		
	t _{INCCJ}			
	t _{OUTPJ_IO}	Period jitter on the general purpose I/O driven by a PLL.		
	t _{outpj_dc}	Period jitter on the dedicated clock output driven by a PLL.		
	t _{RISE}	Signal low-to-high transition time (20-80%)		
U	—			

Letter	Subject	Definitions
	V _{CM(DC)}	DC common mode input voltage.
	V _{ICM}	Input common mode voltage—The common mode of the differential signal at the receiver.
	V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.
	V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.
	VIH	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	V _{IH(AC)}	High-level AC input voltage
	V _{IH(DC)}	High-level DC input voltage
V	V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	V _{IL(AC)}	Low-level AC input voltage
	V _{IL(DC)}	Low-level DC input voltage
	V _{OCM}	Output common mode voltage—The common mode of the differential signal at the transmitter.
	V _{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	V _{SWING}	Differential input voltage
	V _X	Input differential cross point voltage
	V _{ox}	Output differential cross point voltage
W	W	High-speed I/O block—clock boost factor
X		
Y	—	—
Z		

Table 57. Glossary (Part 4 of 4)

Document Revision History

Table 58 lists the revision history for this document.

Table 58. Document Revision History

Date	Version	Changes
June 2013	3.3	Updated Table 23, Table 28, Table 51, and Table 55
	3.2	Added Table 23
May 2013		Updated Table 5, Table 22, Table 26, and Table 57
		Updated Figure 6, Figure 7, Figure 8, and Figure 9
March 2013	3.1	Updated Table 2, Table 6, Table 7, Table 8, Table 19, Table 22, Table 26, Table 29, Table 52
		Updated "Maximum Allowed Overshoot and Undershoot Voltage"
December 2012	3.0	Initial release.